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A journey of a thousand miles
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 Lao Tzu
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In the middle of diculty lies opportunity.
 Albert Einstein
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Resumen
En esta tesis se propone una nueva plataforma de simulación especícamente diseñada
para modelar sistemas paralelos y distribuidos, la cual se basa en la integración del modelo
de los cuatro sistemas básicos en una única plataforma de simulación. Estos sistemas
están formados por el sistema de almacenamiento, el sistema de memoria, el sistema de
procesamiento (CPU) y el sistema de red. Las principales características de esta plataforma
de simulación son exibilidad, para abarcar el mayor rango de diseños posible; escalabilidad,
para comprobar los límites al incrementar el tamaño de las arquitecturas modeladas; y el
balance entre los tiempos de ejecución y la precisión obtenida en las simulaciones.
Esta plataforma de simulación está orientada a modelar tanto sistemas actuales como
nuevos diseños de arquitecturas HPC y aplicaciones. De esta forma, dependiendo de los
requisitos del usuario, el modelo puede estar enfocado a un conjunto de sistemas, o por el
contrario, éste puede estar enfocado en el sistema completo. Por ello, se pueden modelar
sistemas distribuidos completos integrando los sistemas básicos en un único modelo, cada
uno con su nivel de detalle correspondiente, lo cual proporciona un alto nivel de exibi-
lidad. Además, esta plataforma proporciona un buen compromiso tanto entre precisión y
rendimiento, como en la exibilidad proporcionada para poder construir un amplio rango
de arquitecturas utilizando diferentes conguraciones.
Además, se ha llevado a cabo un proceso de validación de la plataforma de simulación
propuesta, comparando los resultados obtenidos en entornos reales con aquellos obtenidos
en los modelos análogos. Posteriormente, se han realizado una serie de experimentos para
realizar una evaluación y análisis de cómo evolucionan, tanto la escalabilidad como los
cuellos de botella, existentes en una arquitectura HPC típica multi-core utilizando dife-
rentes conguraciones. Básicamente estos experimentos consisten en ejecutar 2 modelos de
aplicaciones (HPC y checkpointing) en varias arquitecturas.
Finalmente, se han calculado datos de rendimiento de la propia plataforma de si-
mulación con los experimentos realizados. El propósito de este proceso es calcular, tanto
el tiempo como la cantidad de memoria necesaria, para ejecutar una simulación concreta
dependiendo tanto del tamaño del entorno simulado, como de los recursos disponibles para
ejecutar tal simulación.
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Abstract
In this thesis we propose a new simulation platform specically designed for modeling
parallel and distributed architectures, which consists on integrating the model of the four
basic systems into a single simulation platform. Those systems consist of storage system,
memory system, processing system and network system. The main characteristics of this
platform are exibility, to embrace the widest range of possible designs; scalability, to check
the limits of extending the architecture designs; and the necessary trade-os between the
execution time and the accuracy obtained.
This simulation platform is aimed to model both existent and new designs of HPC
architectures and applications. Then, depending on the user's requirements, the model
can be focused on a set of the basic systems, or by the contrary on the complete system.
Therefore, a complete distributed system can be modeled by integrating those basic sys-
tems in the model, each one with the corresponding level of detail, which provides a high
level of exibility. Moreover, it provides a good compromise between accuracy and per-
formance, and exibility provided for building a wide range of architectures with dierent
congurations.
A validation process of the proposed simulation platform has been fullled by com-
paring the results obtained in real architectures with those obtained in the analogous
simulated environments. Furthermore, in order to evaluate and analyze how evolve both
scalability and bottlenecks existent on a typical HPC multi-core architecture using die-
rent congurations, a set of experiments have been achieved. Basically those experiments
consist on executing the two application models (HPC and checkpointing applications) in
several HPC architectures.
Finally, performance results of the simulation itself for executing the corresponding
experiments have been achieved. The main purpose of this process is to calculate both the
amount of time and memory needed for executing a specic simulation, depending of the
size of the environment to be modeled, and the hardware resources available for executing
each simulation.
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Chapter 1
Introduction
This chapter describes the scope in which this work has been developed. Moreover, the main
contributions of this thesis and the challenges faced to accomplish them are explained in
detail. First section 1.1 introduces the denition and the scope of this thesis. Next section
1.2 describes the motivation found and challenges to be addressed in the simulation of High
Performance Computing. In the next section 1.3, the main contributions provided by this
thesis are explained in detail. Finally, section 1.4 shows the structure of this document is
summarized, in order to provide a global idea about what can be found in this document.
1.1 Thesis denition and scope
Nowadays, the development of new computing system networks is a major industry trend,
where the design of new and improved computing networks is a very important research
eld. New deployments have to face high levels of expectations and requirements from the
users, which are increasing every day. This level of requirement is expected for everyone
and for each component in the system: networks must have a bigger bandwidth, storage
management must be bigger and faster, processors must be more powerful, etc. Thus, the
whole system must show the performance that all single component promise. But it is
dicult to ensure the real capabilities of a new computing system, or an improved one,
until it is completely deployed because good components do not ensure a good system.
Furthermore, there is not an issue-free architecture, the system must be perfectly
balanced and focused on the task by hand to obtain the best performance. Those diculties
arise because there are so many inter-related parameters that have an important inuence
in the overall system performance, like the number of nodes that composes the network, the
kind of applications that will be executed, communication links characteristics, latencies,
etc.
Obtaining the perfect balance is a really hard task. There are a lot of combination and
strategies. Moreover, each task or application will require a dierent balance to get the best
results. For selecting and optimizing trade-os between inuential factors it is necessary to
perform experiments using as many scenarios as be possible. However, performing this task
in real large-scale environments is costly and dicult. To achieve these goals, a feasible
solution is to model and simulate the dierent hardware components and the dierent
application models to obtain and mend the aws and also to compare performances in
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order to achieve the best designs.
Simulation environments have to balance goals like the level of accuracy, the complex-
ity of customization, and the resources required to run them. The level of detail of those
simulations can vary greatly from a simple draft up to a detailed representation.
In this work we use the terms: Real Application to refer to the application whose
behavior is to be simulated; Real Environment for the hardware-based environment where
the Real Application will be executed; Simulated Environment as an environment that
represents the features of the Real Environment on a simulation execution; Simulated
Application as the behavior of the Real Application running on the Simulated Environment;
and Simulator as the program that executes the Simulated Application on a Simulated
Environment.
1.2 Motivation
High performance applications have been a huge research eld over the past years. The
need to obtain better computing architectures, that could reasonably handle new high
performance applications of a larger scale than before, is a permanent requirement in the
computing research eld. Moreover, optimizing this kind of applications for best perfor-
mance in the design phase is almost impossible due to the complex architecture of such
machines.
Major requirements for high performance environments are scalability, reliability and
availability. In those environments, dening an architecture that satises those require-
ments is a very dicult and complex task. There are so many inter-related parameters
that have an important inuence in each one of those requirements, like the number of
nodes, the kind of applications that will be executed on the network, communication links,
etc. Furthermore, there are tradeos in cost, ease of management, and performance directly
correlated with those parameters.
Due to this reason, estimating the impact of any design feature or any application
on the global system performance becomes of vital importance. Predicting the impact of
even small changes on the performance of complex system is a very dicult and non-trivial
job. Aspects like detecting system bottlenecks or calculating the scaling degree that some
algorithms could obtain, are expensive and time-consuming tasks when performing on a
real huge computing network.
Basically, there are two ways to perform studies of parallel and distributed environ-
ments. First method is to run the desired application on a real hardware-based system and
take measures of the performance obtained. Second method is to run the same application
or a simplied version of the application, on a simulated environment that represents the
real system. Both methods can be used to analyze, debug and predict the performance
of dierent applications on a variety of architectures. On the one hand, using dierent
architectures with real hardware is a very hard and costly process. On the other hand,
developing dierent implementations for the same HPC application is also a very costly
and time-consuming process.
Simulation can simplify those processes at the cost of reducing the accuracy of the
results. However, simulation methods have their own advantages and disadvantages. Some
of them are:
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 Simulation experiments are less expensive and more exible than hardware-based ex-
periments because they do not require modifying the real system to analyze dierent
possibilities.
 Simulation experiments can be launched on any hardware platform.
 In many cases, simulation experiments are more time-expensive than hardware-based
experiments. This problem can be minimized by adding hardware resources for the
simulation, for example, parallelizing the simulation execution on a huge computing
cluster.
 Results obtained from simulation need to be validated to ensure their accuracy.
 Scaling the architecture of the real system is more expensive and time-consuming
that performing the same changes in a simulated environment.
 Simulators can be shared easily with other researchers, while hardware is more di-
cult to share.
given to other researchers. While hardware is dicult to transport, a simulator can
be sent electronically.
 Simulation only takes care of these aspects we have included on it. Therefore, the
possibility that one element not included results to be the key of the performance is
always there.
Accurate and ecient performance prediction of large-scale parallel applications on
multiple-target architectures is a challenging problem. For those reasons the use of simu-
lation tools should be tempered with the results expected and the state of the design we
are involved. A good strategy is to start with soft simulations that cover only few and well
recognized aspects of the desired system. This let us to try a great number of combinations
and to get results soon. As the correct trend of the design is being obtained the simulations
should get more detailed and heavy to run. The number of combinations will be reduced
but the results will be more accurate. At the end, the nal design should be implanted and
experiments should be done in order to get the best conguration possible.
Simulation tools must be prepared to cope with all these changes. In fact, simulation
tools should be able to perform simulations with dierent levels of accuracy, dierent
components, etc. Flexibility is probably the best feature of a good simulation tool. But this
exibility must be easy to use in order to reduce the cost of setting dierent environments.
Finally, accuracy is also a desirable feature. Thus, accuracy should be side by side with
exibility in order to provide faster simulations with lower accuracy, and slower simulations
with higher accuracy.
For this reason, simulation tools should keep a balanced ratio between exibility, scal-
ability and performance, depending of the pursued objectives for which the corresponding
simulation tool had been developed for. Ad-hoc simulators are tools that ease the imple-
mentation of simulation environments at the cost of reducing the exibility. In the other
side, general simulation frameworks have all the exibility because researchers can program
whatever they want, but the eort of doing so, or making any change is too hard. Those
frameworks provide things like communication primitives, predened modules, statistical
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support, conguration mechanisms, etc. which ease the developing. Simulation frameworks
specialized on certain domains can deal with the lack of usability. As the framework is
more complete and easy to use, the domain that it handles gets reduced. Moreover, speed
and accuracy are inversely related. If one of these characteristics increases, the other one
decreases.
The challenge that this thesis has to face is two-fold. First, providing a exible and
scalable method to model parallel and distributed architectures, that achieves a good com-
promise between accuracy and execution speed. Second, providing a method to model and
simulate the execution of high performance applications on the previous modeled environ-
ments.
1.3 Main objectives
This thesis proposal addresses the challenges previously commented. Its main objective is
to provide new contributions for modeling the execution of high performance
computing applications on parallel and distributed architectures. Thus, for ac-
complishing this objective we propose the next approaches:
 Designing strategies for modeling parallel and distributed architectures.
Basically, those strategies have to achieve two main requirements. First, they have to
be scalable and parallelizable in order to model large-scale environments, and to exe-
cute them in a reasonable amount of time. It also has to achieve a good compromise
between accuracy and execution speed for each stage of the design process. Second,
those strategies have to be exible enough for building a wide range of architectures
with dierent congurations. Also, the modeling process has to be faster and easier
than deploying and conguring the corresponding real system, which will provide a
very important valuable feature for this proposal.
 Designing strategies for modeling and simulating the execution of high
performance computing applications. Those strategies have to be able for mod-
eling distributed applications to be executed on any modeled distributed environ-
ment. Moreover, the proposed strategies for modeling applications should cover from
basic and quick drafts to complete ports of the applications, so they can be used in
every step of the design process.
 Analyzing the overall system performance using HPC applications that
perform I/O operations masively in dierent architectures. Thence, exper-
iments achieved in this case allow to select the architectural conguration that pro-
vides the better performance for a given application.
Basically this thesis is focused on evaluating the impact on the system performance by
simulating high performance applications on parallel and distributed architectures. Using
this approximation we can analyze the behavior of a concrete application in several ar-
chitectures, without deploying any specic hardware environment. Then, drawbacks and
bottlenecks in both studied application and architectures can be located to propose solu-
tions that increase its performance.
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1.4 Structure of this document
The rest of this document is organized in two chapters, whose contents are summarized in
the following paragraphs:
 Chapter 2, State of the art, is a review of current works about modeling High Per-
formance Computing environments. In this chapter are described most relevant sim-
ulators and techniques for modeling all concerning elements to high performance
computing, like networks, I/O devices, memories, applications, etc. Moreover, well
know high performance computing architectures and high performance computing
applications are also described.
 Chapter 3, The SIMCAN simulation platform, shows a proposal of a fast, exible,
scalable and expandable simulation platform for modeling and simulating distributed
systems and applications. The main objective of this chapter is to propose a strategy
for simulating complex and large environments that represent, both actual and non-
existent architectures by modeling individually each one of the four basic systems.
Those basic systems consist of computing system, memory system, storage system
and network system.
 Chapter 4, Modeling and Simulating computer architectures in SIMCAN, describes
the process for modeling environments using the SIMCAN simulation platform. More-
over, some proposed strategies for both ease this process and automatically accom-
plish the parallelization of those kinds of simulated environments are presented. Fi-
nally, the usefulness of those strategies by modeling real environments and showing
their performance is presented.
 Chapter 5, Modeling and Simulating applications in SIMCAN, shows several meth-
ods and techniques for modeling applications in the SIMCAN simulation platform.
In order to predict the performance of any system, it is not enough by modeling and
simulating the system architecture. The application to be executed in that environ-
ment must be also modeled. However, there are several issues that hamper modeling
applications, like data-dependent computation times, inter-process communications
and synchronization delays, and other architecture-specic timing information. Due
to the great number of existent issues for modeling applications, presented approaches
in this chapter try to cover a wide range of applications to be modeled using.
 Chapter 6, Validation of the SIMCAN simulation platform, shows the process for
validating the SIMCAN simulation framework. This process consists on modeling
several distributed environments and then executing a set of well-known benchmark
in both real and simulated environments. Finally, results obtained in both environ-
ments are compared in order to check the accuracy of the simulation platform using
several congurations and applications.
 Chapter 7, Scalability and Performance experiments, shows experiments for evaluat-
ing and analyzing how evolve both scalability and bottlenecks existent on a typical
HPC multi-core architecture using dierent congurations. Moreover, performance
results of the simulation itself for executing the corresponding experiments have been
achieved. The main purpose of this process is to calculate both the amount of time
5
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and memory needed for executing a specic simulation, depending of the size of the
environment to be modeled, and the hardware resources available for executing each
simulation.
 Chapter 8, Conclusions and future works, presents the conclusions of this work and
also describes some future works.
Finally, the bibliography used during the elaboration of this work is provided.
6
Chapter 2
State of the art analysis
This chapter provides an overview of the current state-of-the-art works found in literature.
Initially, a description of the main concepts of high performance architectures and high
performance applications is described.
Next section describes well-known simulation tools for modeling and simulating high
performance architectures. Those simulation tools are grouped in three categories: gen-
eral purpose simulation frameworks, individual component simulation tools and complete
computer architecture simulation tools.
Finally, the most widely used techniques for modeling applications and current per-
formance analysis tools are described in detail.
2.1 High performance computing
High performance computing (in short HPC) covers a wide range of systems, from desktop
computers through large parallel processing systems. Almasi and Gottlieb dened a parallel
computer as a collection of processing elements that communicate and cooperate to solve
large problems fast. [AG89].
High Performance Computing can be dened as the use of parallel processing for run-
ning advanced application programs eciently, reliably and quickly. The current denition
of HPC involved apart from supercomputers, a diverse range of platforms from scalable
high end systems to commercial o-the-shelf (COTS) clusters.
The most common users of HPC systems are scientic researchers, engineers and
academic institutions. High-performance systems often use custom-made components in
addition to so-called commodity components.
2.1.1 High performance architectures
With ever-increasing computing power demands for large-scale applications, the HPC com-
munity has been deploying modern computing systems with increasing size and complexity.
Basically, those high performance systems can be classied in two models: shared memory
and distributed memory.
The shared memory model uses a global address space which can be accessed from
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any processor. The high speed for sharing data between processes is the main advantage
of this model. Otherwise, the main drawbacks of this model are the lack of scalability and
that assuring synchronization and correct accesses to the global memory for all processes
is responsibility of the programmer.
The distributed memory model does not use global memory space. Instead, each pro-
cessor has its own private memory which cannot be accessed from the rest of the processors.
Thus, for sharing data the corresponding processors have to exchange messages through
a communication network. This model is more scalable than shared memory but is also
slower because shared data have to be sent using a communication network.
In recent years, the use of HPC using a clusters are increasing its role and they are
very frequently on the TOP 500 list [MSDS10]. The TOP500 list started in 1993 as a
project to compile a list of the most powerful supercomputers in the world. It has evolved
from a simple ranking system to a major source of information to analyze trends in HPC.
A commodity cluster is dened in [Ste01] as a local computing system comprising a set of
independent computers and a network interconnecting them.
However, clusters are not a problems-free architecture; each one has advantages and
drawbacks. Following, some advantages of cluster systems are listed:
 Cost-eectiveness. High performance clusters are intended to be a cheaper replace-
ment for the more complex/expensive supercomputers.
 Scalability. Cluster computing can scale to very large systems. Hundreds or even
thousands of machines can be networked to suit the application needs.
 Availability. Replacing a faulty node within a cluster is trivial compared to x-
ing a faulty SMP component, resulting in a lower mean-time-to-repair (MTTR) for
carefully designed cluster congurations.
 Programming model. Programs that use message passing can be easily ported be-
tween architectures. Furthermore, shared-memory programming requires that pro-
grammers handle the synchronization, which hampers writing applications for this
kind of systems.
Parallel processing and parallel computer architectures are a eld with decades of ex-
perience that clearly demonstrates the critical factors of connection latency and bandwidth,
the value of shared memories and the need for lightweight control software. Generally, clus-
ters are known to be weak on all these points. Following, some of those drawbacks of cluster
system are listed:
 Communication overhead. Clusters have higher network latency with a lower network
bandwidth compared to SMP and supercomputers.
 Reliability. Another potential problem is the frequency of hardware failures (Mean-
time-to-failure, in short MTTF). Because of the many heterogeneous commodity
hardware involved to build an HPC cluster, the probability of a hardware failure is
higher than in SMP machines.
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 Coherency. The shared memory model is more closely related to the way applications
programmers consider their variable name space. Thus, corresponding hardware can
provide more ecient mechanisms for critical functions, as global synchronization
and automatic cache coherency.
The complexity of those large-scale systems is growing day by day; which increases
the role of benchmarks that measure the performance of those systems, like the High Per-
formance Linpack (HPL) benchmark [DLP03] used in the Top500 list. This benchmark is a
collection of FORTRAN sub-routines for solving various systems of linear equations, which
are based on a decomposition approach to numerical linear algebra. Another benchmark is
High Performance Computing Challenge[LDK+05] (in short HPCC). The HPCC is a suite
of tests that examine the performance of HPC architectures using kernels with memory
access patterns more challenging than those of the High Performance Linpack.
The HPC Challenge benchmark consists of 23 individual tests that calculate how
eectively the system performs high performance computing applications. This benchmark
does not measure the theoretical peak performance of a computer, but provide information
on the performance of the computer in real applications. The tests do assess criteria that
are decisive for the user, such as the rate of transfer of data from the processor to the
memory, the speed of communication between two processors within a supercomputer, the
response times and data capacity of a network, etc.
Nowadays there are a good number of HPC architectures. One of the most well known
and powerful HPC architectures is the Blue Gene/L [MBC+06]. Blue Gene/L (see gure
2.1) has a proven scalability record up to 65,536 dual-processor compute nodes, which in-
cludes a variety of nodes with dedicated roles: compute nodes, I/O nodes, service nodes,
front-end nodes and le server nodes. Those nodes are interconnected through ve net-
works: a 3D torus network for point-to-point messaging between compute nodes, a global
combining/broadcast tree for collective operations over the entire application, a global bar-
rier and interrupt network, a Gigabit Ethernet to JTAG network for machine control, and
another Gigabit Ethernet network for connection to other systems, such as hosts and le
systems.
For cost and overall system eciency, compute nodes are not hooked directly up to
the Gigabit Ethernet, but rather use the global tree for communicating with their I/O
nodes, while the I/O nodes use the Gigabit Ethernet to communicate to other systems.
The compute and I/O nodes form the computational core of Blue Gene/L, which are
controlled from the service node through an Ethernet control network. The control network
is used to control the hardware from the service node. The control system is responsible
for operation and monitoring of al compute and I/O nodes. It is also responsible for other
hardware components such as link chips, power supplies, and fans.
Compute nodes run an operating system that is dedicated to supporting application
processes performing computations. Each Blue Gene/L compute node is a small computer
with two processors and its own private memory (each node can support up to 2 GB of local
memory) that is not visible to the other nodes. Only compute nodes are interconnected
through the torus network. Otherwise, the front-end nodes support program compilation,
submission and debugging.
I/O nodes run an operating system that is more exible and can support various forms
of I/O. The le servers store data that the I/O nodes read and write. The I/O nodes plug
9
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Figure 2.1: Blue Gene/L architecture
into an Ethernet fabric together with the le servers and front-end nodes. The collective
and global barrier networks interconnect compute and I/O nodes. The purpose of the I/O
nodes during application execution is to complement the compute node partition with
services that are not provided by the compute node software. I/O nodes provide an actual
le system to the running applications.
Blue Gene/L is a partitionable machine, and can be divided along natural boundaries
into electrically isolated partitions. These are 8x8x8 congurations of compute nodes called
midplanes. A partition is formed by a rectangular arrangement of midplanes. Each partition
can run one and only one job at any given time.
A key concept in the Blue Gene/L operating system solution is the organization of
compute and I/O nodes into logical entities called processing sets or psets. A pset consists
of one I/O node and a collection of compute nodes. Every system partition, in turn, is
organized as a collection of psets. All psets in a partition must have the same number
compute nodes, and the psets of a partition must cover all the I/O and compute nodes of
the partition. The psets of a partition never overlap. The supported pset sizes are 8, 16,
32, 64 and 128 compute nodes, plus the I/O node.
The psets are a purely logical concept implemented by the Blue Gene/L system soft-
ware stack. They are built to reect the topological proximity between I/O and compute
nodes, thus improving communication performance within a pset.
The I/O node plays a dual role in Blue Gene/L. On one hand, it acts as an eective
master of its corresponding pset. On the other hand, it services requests from compute
nodes in that pset. Jobs are launched in a partition by contacting corresponding I/O nodes.
Each I/O node is then responsible for loading and starting the execution of the processes
in each of the compute nodes of its pset. Once compute processes start running, the I/O
nodes wait for requests from those processes. Those requests are mainly I/O operations to
be performed against the le systems mounted in the I/O node.
Another well-known HPC supercomputer is MareNostrum. This supercomputer is the
most powerful supercomputer in Europe (and the world's fth most powerful) as of Novem-
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ber 2006, according to the LINPACK benchmark. The supercomputer consists of 2560 JS21
blade computing nodes, each with 2 dual-core IBM 64-bit PowerPC 970 processors. It is
capable of 62.63 teraops and a peak performance of 94.21 teraops according to the LIN-
PACK benchmark. It has 44 racks and occupies only 120 m2 (less than half a basketball
court) and weighs 40,000 kg. Figure 2.2 shows the architecture of MareNostrum.
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Figure 2.2: MareNostrum architecture
MareNostrum consists of 31 racks dedicated to calculate. These racks have a total of
10240 processors PowerPC 970 with a frequency of 2,3 GHz and 20TB of total memory.
Each rack is formed by 6 Blade Centers. In total, each rack has a total of 336 processors
and 672 Gb of memory. Each one has a rough peak performance of 3.1 Tops.
The 2560 blade nodes JS21 are interconnected through a high speed interconnection
network called Myrinet. The dierent nodes are interconnected via ber optic cables. Four
of the 44 racks in MareNostrum are dedicated to network elements which allow intercon-
necting the dierent nodes connected to the Myrinet network. These four racks are located
in the center of the room and each node has a ber optic cable. The network elements
connect the dierent cables allowing the interconnection from one point to another from
the dierent nodes.
Further to the local disk of each node with a 36GB capacity, MareNostrum has 20
storage servers arranged in 7 racks. These have a total of 560 disks of 512GB and each one
provide a total capacity of 280 TB external storage. These disks are working with GPFS
(Global Parallel File System) [GPF09] which oers a global vision of the le system and
also allows a parallel access.
The 2560 nodes access the disks through the Gigabit network. Each one of the 20
storage nodes has two nodes p615 in charge of the disk requests, a controller type FAStT100
and one unit EXP100.
One of the racks is the operation rack where the system can be managed. This rack
is located in the machine console.
One of the racks of MareNostrum is dedicated to the interconnection of the Gigabit
network and one part of the interconnection elements of the Ethernet 10/100 network. It
consists of 1 switch Force10 E600 Gigabit Ethernet and 4 Switches Cisco 3550 48-port Fast
Ethernet.
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2.1.2 High performance applications
Writing a program that uses multiple processors to solve a problem adds several challenges
for the programmer, which must be aware of how multiple processors operate together,
and how the problem can be eciently divided among those processors. Depending on the
used architecture, the programmer must use a shared memory model or a message passing
model. At present, most used models are openMP [CDK+00] and MPI [GHLL+98].
OpenMP is a shared-memory application programming interface (API) whose features,
are based on prior eorts to facilitate shared-memory parallel programming. Also, openMP
is intended to be suitable for implementation on a broad range of SMP architectures, like
multi core machines and multithreading processors.
Like its predecessors, openMP is not a new programming language. Rather, it is no-
tation that can be added to a sequential program in FORTRAN, C, or C++ to describe
how the work is to be shared among threads that will execute on dierent processors or
cores and to order accesses to shared data as needed. The appropriate insertion of openMP
features into a sequential program will allow many, perhaps most, applications to benet
from shared-memory parallel architectures, often with minimal modication to the code.
Figure 2.3 shows the openMP execution model.
Serialregion Serial region
Parallel for region
with 4 threads
Figure 2.3: openMP execution model
The success of openMP can be attributed to a number of factors. One is its strong
emphasis on structured parallel programming. Another is that openMP is comparatively
simple to use, since the burden of working out the details of the parallel program is up
to the compiler. It has the major advantage of being widely adopted, so that an openMP
application will run on many dierent platforms.
MPI, the Message Passing Interface, is a standardized and portable message passing
interface designed by a group of researchers from academia and industry to function on a
wide of variety of parallel computers. The standard denes the syntax and semantics of
a core of library routines useful to wide range of users writing portable message-passing
programs in FORTRAN or C. Figure 2.4 shows the MPI execution model.
Message passing is a programming paradigm used widely on parallel computers, es-
pecially Scalable Parallel Computers (SPCs) with distributed memory, and on Network of
Workstations (NOWs).
The implementation language for MPI is dierent in general from the language or
languages it seeks to support at runtime. Most MPI implementations are done in a combi-
nation of C, C++ and assembly language, and target C, C++, and FORTRAN program-
mers. However, the implementation language and the end-user language are in principle
always decoupled. Some of the most used implementations are:
12
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Figure 2.4: MPI execution model
 LAM/MPI [BDV94]: LAM/MPI is a high quality implementation of the Message
Passing Interface (MPI) Standard. LAM/MPI provides high performance on a variety
of platforms, from small o-the-shelf single CPU clusters to large SMP machines
with high speed networks, even in heterogeneous environments. In addition to high
performance, LAM provides a number of usability features key to developing large
scale MPI applications.
 MPICH [GLDS96]: Currently, MPICH2 [BMG07] is the newest version of MPICH.
MPICH2 is an all-new implementation of MPI, designed to support research into
high-performance implementations of MPI-1 and MPI-2 functionality. In addition to
the features in the previous version of MPICH (MPICH1), MPICH2 includes sup-
port for one-side communication, dynamic processes, inter-communicator collective
operations, and expanded MPI-IO functionality. Clusters consisting of both single-
processor and SMP nodes are supported.
 MPI-LITE [Bha97]: MPI-LITE is a library developed to support multithreaded com-
putation within MPI. With the standard MPI distributions, each process is typically
mapped to a unique processor; the only way to map multiple processes to a processor
was by creating multiple heavy weight processes. MPI-LITE provides a portable ker-
nel for thread creation, termination, and scheduling. The kernel can be used to spawn
multiple light-weight processes (or threads) which execute together as a single process
on a processor. Also, MPI-LITE oers signicant performance benets compared to
MPI, as the threads mapped to a common processor in MPI-LITE can communicate
directly without requiring expensive OS support. Among other benets, the ability
to support multiple threads implies that a programmer can eectively use latency
hiding programming techniques to improve parallel program performance.
 Open MPI [GFB+04]: Open MPI is an all-new implementation of the Message Passing
Interface. Focusing on production-quality performance, the software implements the
full MPI-1.2 and MPI-2 specications and fully supports concurrent, multi-threaded
applications. Its component architecture provides both a stable platform for third-
party research as well as enabling the run-time composition of independent software
add-ons. Also, Open MPI is capable of both maximizing the achievable bandwidth
to applications and providing the ability to dynamically handle the loss of network
devices when nodes are equipped with multiple network interfaces. Thus, the handling
of network failovers is completely transparent to the application.
Whether running on a parallel computer or not, nearly every program has a mixture
13
14 Chapter 2. State of the art analysis
of parts that are serial and parts that are parallel. Gene Amdahl, architect of the IBM 360
computers, developed what is now called the Amdahl's Law to characterize how well an
application can make use of scalable parallel processors.
Amdahl's Law [Amd67] looks at how much of the program can be run in parallel and
how much of the program must be run using only a single processor. This law is based
on xed workload or xed problem size. It implies that the sequential part of a program
does not change with respect to machine size (i.e, the number of processors). However the
parallel part is evenly distributed among n processors. Once the ratio of parallel to serial
time is established, it puts an upper bound on the possible speedup for this application
using more processors. An argument put forth by Gene Amdahl which establishes that
even when the fraction of serial work in a given problem is small, say, s, the maximum
speedup obtainable from even an innite number of parallel processors is only 1=s. If N is
the number of processors, s is the amount of time spent (by a serial processor) on serial
parts of a program, and p is the amount of time spent (by a serial processor) on parts of
the program that can be done in parallel, then Amdahl's law says that speedup is given
by the equation 2.1.
speedup =
(s+ p)
(s+ p=N)
=
1
(s+ p=N)
(2.1)
The total time s+p = 1 has been established for algebraic simplicity. Figure 2.5 shows
the speedup of a program given its sequential fraction using multiple processors.
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Figure 2.5: Speedup under Amdahls law
Gustafson's Law [Gus88] demonstrate that the assumptions underlying Amdahl's 1967
argument are inappropriate for the current approach to massive ensemble parallelism.
Gustafson approaches the problem from another point of view, removing the xed problem
size or xed computation load on the parallel processors. Instead, he proposed a xed time
concept which leads to scaled speed up. The argument of Gustafson is that the problem
size should be increased to meet the available computation power for better results. If P
is the number of processors, S is the speedup, and  the non-parallelizable part of the
process, Gustafson's law says that the speedup is given by the equation 2.2.
S(P ) = P     (P   1) (2.2)
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Those theories can be simply explained using the driving metaphor. This metaphor
supposes a car that is traveling between two cities 60 miles apart, and has already spent
one hour traveling half the distance at 30 mph.
Amdahl's Law approximately suggests No matter how fast you drive the last half,
it is impossible to achieve 90 mph average before reaching the second city. Since it has
already taken you 1 hour and you only have a distance of 60 miles total; going innitely
fast you would only achieve 60 mph.
Gustafson's Law approximately states: Given enough time and distance to travel, the
car's average speed can always eventually reach 90mph, no matter how long or how slowly
it has already traveled. For example, in the two-cities case this could be achieved by driving
at 150 mph for an additional hour.
At present day there are a huge number of HPC applications that cover a wide range
of research areas. An example of a HPC application is GROMACS (GROningen MAchine
for Chemical Simulations) [BSD95]. GROMACS is a molecular dynamics simulation pack-
age originally developed in the University of Groningen, now maintained and extended at
dierent places, including the University of Uppsala, University of Stockholm and the Max
Planck Institute for Polymer Research. This work describes a parallel message-passing im-
plementation of a molecular dynamics (MD) program that is useful for bio(macro)molecules
in aqueous environment.
Another well known HPC application is SWEEP3D [WHH+00]. SWEEP3D is a par-
ticle transport application benchmark designed to be representative of structured grid
computations. SWEEP3D maps 3D space onto a 2D grid of processors. Data in the X and
Y directions are divided among processors, and data in the Z direction is divided into K-
planes. Data from several K-planes are grouped within a processor to form a block. Blocks
are updated starting from a corner and sweeping across the mesh at several dierent an-
gles. The computation is pipelined across the processor grid for each sweep. A sweep starts
in one corner of the grid and proceeds to the opposite corner along the diagonal. When
the corner processor has updated its block, it sends its new boundary conditions to its
neighbors in the X and Y directions and continues work on the next block. The neighbors
process their new data and pass the results on to their downstream neighbors. SWEEP3D's
pipelining overlaps communication with computation, reducing execution time when the
number of time steps is large.
2.2 Modeling and simulating high performance architectures
Robert E. Shannon denes simulation [Sha98] as the process of designing a model of a
real system and conducting experiments with this model for the purpose of understanding
the behavior of the system and/or evaluating various strategies for the operation of the
system. In computer science, simulation is the technique of representing the real world by a
computer program, which should imitate the internal processes and not merely the results
of the thing being simulated. Simulation models can be classied along three dierent
dimensions:
 Stochastic or deterministic. If a simulation model does not contain any probabilistic
component, it is called deterministic. In a deterministic simulation, a system is sim-
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ulated under well determined conditions. In this kind of simulations, only one run
is needed and there is no truly random variable involved. Furthermore, the output
is determined once the set of input quantities and relationships in the model have
been specied. Otherwise, stochastic simulation is used when random input values
are needed. Stochastic simulation models produce output that is itself random, and
must therefore be treated as only an estimate of the true characteristics of the model.
 Continuous or discrete. A continuous simulation uses dierential equations (either
partial or ordinary), implemented numerically. These types of simulations are most
appropriate if the material or information that is being simulated can be described
as evolving or moving smoothly and continuously, rather than in infrequent discrete
steps or packets. Discrete-event simulation concerns the modeling of a system as it
evolves over time, by a representation in which the state variables change instanta-
neously at separate points in time. These points in time are the ones at which an
event occurs.
 Static or dynamic. A static simulation model is a representation of a system at a
particular time, or one that may be used to represent a system in which time simply
plays no role. On the other hand, a dynamic simulation model represents a system
as it evolves over time.
 Local or distributed. A local simulation is executed on a single computer. Distributed
models run on a network of interconnected computers. Simulations dispersed across
multiple computers are often referred to as distributed simulations.
At present, it is dicult to ensure the real capabilities of a new computing network,
or an improvement over an existing one, until it is completely deployed. For this reason,
it is very important to obtain an early accurate estimation of which will be the future
performance of the new system. To achieve these goals, the best solution is to use models
and simulations of the future computing network.
Currently there is a wide range of simulating tools to study the behavior of computer
systems. In next section will be described the most relevant simulation tools, from spe-
cic simulators for computer components (like disks or memories) to simulators of large
networked systems.
2.2.1 General purpose simulation frameworks
Nowadays, they are toolkits or general purpose frameworks for simulating a wide variety of
systems, each one tailored for a specic type of problem. What they all have in common,
however, is that they allow the user to model how a system might evolve or change over
time. Most of those frameworks are designed as high-level programming languages that
allow the user to simulate many dierent kinds of systems in a exible way. Following,
some of the most free well-known simulation frameworks are listed.
OMNeT++ [Var01] is a C++ discrete event simulator designed for modeling comput-
ing networks, parallel systems and distributed systems. OMNeT++ is adequate for large-
scale simulations because it uses hierarchical models and reusable components. The basic
structure of an OMNeT++ simulation is a set of modules that send and receive messages
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among themselves. Those modules send and receive messages across several predened
connections congured between the modules. Those connections conform a network that
simulates the desired architecture. Each module has its own value of the local simulated
time. This local time only advances when the module receives a new message.
Modules are implemented as C++ objects that inherit from a basic module class. The
behavior of the modules can be programmed using two dierent programming models:
 Event oriented model. Each time a message arrives, a function of the module (han-
dler) is executed, using the message as a parameter of the function.
 Coroutine-based model. The module executes a main function. The messages are
processed when the main function executes a receive sentence.
The model based on co-routine is more intuitive and easy for developing. But it also
requires a great amount of memory to assign a stack to each module. Thus, this model
is useless for large-scale simulation. So, the only option for large-scale simulations is the
event-oriented model.
The modules have a hierarchical organization that eases the construction of parallel
computing architectures. There are two kinds of modules:
 Simple modules, that do not include nothing else that the module itself.
 Compound modules, those include other modules as components. The connections
associated to a compound module can be redirected to/from an inner sub-module.
The messages are also implemented as C++ objects that inherit from a basic message
class. The messages are essentially a collection of data and some functions. Those functions
are used to get/set the data and to perform some treatments to the data. There are several
ways to implement a message object:
 Writing an specication of the message data (using .msg format). This specication
is pre-compiled to generate the C++ object. This method only works with messages
composed by simple values.
 Writing an C++ object that inherits from the one generated with the .msg speci-
cation. The new object can modify the .msg specication behavior at will.
Message objects can also contain another message object using the encapsulate fea-
ture oered by OMNeT (only one message encapsulated per message).
A simulation is congured using a .ned specication. It describes how many instances
of each module have to be simulated. It also describes the connections between all these
modules. Another advantage is the parameterization of the modules instances using values
stored on the specication itself (like the name of each module). This .ned specication is
loaded at the beginning of the execution. Thus, the simulation can be completely recon-
gured without recompiling the code.
PARSEC [BMT+98] is a discrete event simulation language, which consists of an
enhanced C compiler with the capability to dene and create simulation entities and con-
structors for message communication between entities. Basically PARSEC consists of three
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primary components: a parallel simulation language called Parsec (parallel simulation envi-
ronment for complex systems); its GUI, called Pave; and the portable runtime system that
implements the simulation algorithms. This simulator has several important drawbacks.
The most important one is that the exibility of this simulator is very poor. Also, large
model do not scale well mainly because it uses internally a co-routine system.
DESMO-J [PK05] is an object-oriented framework targeted at programmers develop-
ing simulation models. The acronym DESMO-J stands for Discrete-Event Simulation
and Modeling in Java. This longer name highlights DESMO-J's two signicant properties:
 DESMO-J supports the discrete-event simulation paradigm. In models of this type,
all system state changes are supposed to happen at discrete points in time. Between
such events the system state is assumed to remain constant. Discrete-event simulation
is therefore particularly suitable for systems in which relevant changes of state occur
suddenly and irregularly.
 DESMO-J is implemented in Java. Using this framework to build simulation models
ultimately results in writing a Java program.
JavaSim [CL99] is a Java implementation of the original C++SIM simulation toolkit
[LM93], which supports the discrete-event process-based simulation where each simulation
entity can be considered as a separate process. The simulation entities are therefore rep-
resented by process objects, which are actually Java objects that possess an independent
thread of control associated with them when they are created. These active objects then
interact with each other through message passing and other simulation primitives in order
to realize the operation path of the simulation.
In most cases, a simulation program needs to model the aspects of the real system to
correspond to various distribution functions. JavaSim provides random number generators
that follow ve common distribution functions:
1. Uniform distribution
2. Exponential distribution
3. Erlang distribution
4. Hyper Exponential distribution
5. Normal distribution
These random generators, along with the simulation processes, constitute the core of
JavaSim package.
Adevs [MN05] [Nut05] (A Discrete EVent System simulator) is a C++ library for
constructing discrete event simulations based on the Parallel DEVS and Dynamic DEVS
(dynDEVS) formalisms. DEVS is a formalism for modeling and perform analysis of discrete
event systems (DESs); which was invented by Dr. Bernard P. Zeigler [Zei84]. Furthermore,
DEVS has been applied to the study of social systems, ecological systems, computer net-
works and computer architecture, military systems at the tactical and theater levels, and
in many other areas. Recent advances in quantized approximations of continuous systems
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suggest promising computational techniques for high performance scientic computing (e.g.
in the eld of computational uid dynamics).
Also, there are some commercial simulation frameworks. For example, OPNET [Cha99].
This simulator has a commercial license, but it provides a special license for research and
students. OPNET provides a convenient tool for hierarchical modeling of a network, includ-
ing processes (state machines), network topology description, and simulation of dierent
trac scenarios. However, as noted in [XWHC05], it needs to be adapted for synchronous
environments, requiring explicit design of clocking scheme and a distribution network. One
of the most important problems of this simulator is the lack of realism of the network
protocol stack. Furthermore, IP network architecture and socket interface are missing.
2.2.1.1 General purpose simulation frameworks classication
In this section we provide a brief classication and comparison between the most suit-
able simulation frameworks for fullling the purpose of this thesis (see table 2.1). Due to
this thesis is aimed towards high performance architectures, a set of current simulation
frameworks that ts with the purpose of this work have been selected. Then, in order to
perform this classication, 5 features have been chosen for characterizing each simulation
framework.
Framework License Community support Flexible Scalable Parallel
OMNeT++ APL Yes Yes Yes Yes
PARSEC Free non-prot No Yes Yes Yes
Desmo-J GPL No Yes No No
JavaSim LGPL No Yes No No
Adevs Open source No Yes Yes Yes
OPNET Commercial/Research Yes Yes Yes Yes
Table 2.1: Comparative of simulation frameworks
 License: This feature represents the domain of the software to be used. Currently
there are some licenses for software tools. Some of them are:
Proprietary software licenses. In those licenses, the software publisher grants a
license to use one or more copies of software, but that ownership of those copies
remains with the software publisher.
Free software license. This license establishes that the ownership of a particular
copy of the software does not remain with the software publisher.
Open source license, which generally fall under two categories. Those that aim
to preserve the freedom and openness of the software itself ('copyleft' licenses), and
those that aim to give freedom to the users of that software (permissive licenses).
An example of a copyleft Free Software license is the GNU General Public License
(GPL). This license is aimed at giving the end-user signicant permission, such as
permission to redistribute, reverse engineer, or otherwise modify the software.
 Community support: This feature means that the corresponding simulation frame-
work has an active community that supports such framework by providing and main-
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taining simulation models. This is probably one of the most important features of a
simulation framework aimed to research, because an active community can be very
helpful for discussing with other researchers simulation and modeling issues. Fur-
thermore, other models provided by other researchers can be used in the simulation
platform for increasing its functionality. Due to the scope of this work, this feature
aims to the eld of high performance architectures and applications models.
 Flexible: A exible simulation framework must let users building environments eas-
ily, using several component models with dierent levels of detail. Flexibility also
indicates how well the model is structured to simplify modication, allowing design
variants or even completely dierent designs to be modeled smoothly.
 Scalable: A framework can be considered scalable whether the simulator built using
such framework are able to simulate large systems, which contains thousands of
computing nodes (see table 2.1).
 Parallel: This feature refers to the possibility of performing parallel simulations using
the corresponding simulation framework.
First of all, we need a very exible tool for modeling and simulating a wide range
of computer architectures using dierent congurations. In this case, all those simulation
frameworks provide this feature.
Second, the scope of this work is oriented towards modeling and simulating large ar-
chitectures. Thus, in order to improve performance in the simulation execution, executing
simulations in parallel is a required feature. Moreover, due to the great size of such archi-
tectures to be modeled and simulated, the corresponding framework must let model and
simulate large-scale models.
Third, license plays a very important role in this study. At this point, two simulation
frameworks fulll the required features. In one hand OMNeT++ has a very active commu-
nity and a GPL license, which means that both the entire framework and the simulation
models provided by other researchers can be used for free. Currently there are a wide range
of models to be used with OMNeT++, like INET [Var07]. In the other hand, OPNET also
has an active community but its license is not totally free. In this case, there are two kinds
of licenses. The commercial license provides full access to the simulation framework, but
the research license provides a limited access of such framework. Moreover, this license
must be renewed every year, and the work developed must be kept in an updated website.
Therefore, OMNeT++ is the best option due to its APL (Academic Public License)
license, the very active community, and the great variety of simulation models provided by
its community, which extends the functionality of this framework making it very suitable
for the scope of this thesis.
2.2.2 Simulation of individual computing components
Many special purpose simulators exist to simulate very specic types or parts of systems.
Those simulators are highly specialized to solve a particular type of problem. In most
cases, those simulators require great expertise. In this section will be commented several
simulators and techniques, which are in charge of modeling the behavior of specic parts
of a complete system, like networks, I/O subsystem elements, etc.
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2.2.2.1 Network simulators
Network simulators are focused on a wide range of topics. Many target a specic area
of research interest such as a particular network type or protocol. Others target a wider
range of protocols. The multi-protocol network simulators can provide a rich environment
for experimentation at low cost. Next, several network simulator with their most relevant
features will be described.
Cnet [McD91] is a network simulator which enables experimentation with various data-
link layer, network layer, routing and transport layer networking protocols in networks
consisting of any combination of point-to-point links and IEEE 802.3 Ethernet segments.
With reference to the OSI/ISO Networking Reference Model, cnet provides the application
and physical layers. User-written protocols are required to ll-in any necessary internal
layers and, in particular, to overcome the corrupted and lost frames that cnet's physical
layer randomly introduces. In addition, advanced users may develop dierent application
and physical layers which exhibit varying statistical characteristics of message generation
and data transmission.
The INET framework [Var07] is an open-source network simulation package built upon
OMNeT++ that uses the same concept: modules communicating by message passing. This
framework contains IPv4, IPv6, TCP, UDP protocol implementations. Supported link-layer
models are PPP, Ethernet and 802.11.
Basically, protocols are represented by simple modules where those modules can be
used in hosts and other network devices to model the behavior of a real distributed envi-
ronment. The INET framework also contains several examples of pre-assembled modules
like host, router, switch, access point, etc.
NS-2 [NS2] [HRFR06] is a discrete event simulator targeted at networking research.
This simulator provides substantial support for simulation of TCP, routing, and multicast
protocols over wired and wireless (local and satellite) networks. NS-2 was rst released in
1996. It derives from earlier work on S. Keshav's REAL Simulator [Kes88] and the original
NS [BBE+99] (NS-1) simulator released by Lawrence Berkeley National Laboratory in
1995. NS-2 is a major architectural change from NS-1, the simulator became entirely based
on the blend of MIT Object Tcl (OTcl) and C++.
The core of NS-2 is written in C++, but the C++ simulation objects are also linked
to shadow objects in OTcl. Simulation scripts are written in the OTcl language (an exten-
sion of the Tcl scripting language). This structure permits simulations to be written and
modied in an interpreted environment without having to resort to recompiling the Sim-
ulator each time a structural change is made. In the timeframe that NS-2 was introduced
(mid-1990s), this provided both a signicant convenience in avoiding many time-consuming
recompilations, and also allowing potentially easier scripting syntax for describing simula-
tions. NS-2 has a companion animation object known as the Network Animator (NAM),
used for visualization of the simulation output and for (limited) graphical conguration
of simulation scenarios. Presently, NS-2 consists of over 300,000 lines of source code, with
probable a comparable amount of contributed code that is not integrated directly into the
main distribution.
Next version of NS (called NS-3) [HLR08] is not an extension of NS-2; it is a new
simulator. The two simulators are both written in C++ but NS-3 is a new simulator that
does not support the NS-2 APIs. Some models from NS-2 have already been ported from
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NS-2 to NS-3. The main goal of the NS-3 project is to produce a discrete event network
simulator for Internet systems, with an emphasis on layers 2-4 of the network stack, targeted
primarily for research and educational use.
2.2.2.2 I/O subsystem simulators
The complexity of large-scale systems entails the need of storing and managing huge
amounts of data eciently. In a large network, the most common way to store data is
to use a fast subnet that establishes a direct connection between storage devices and nodes
that request data stored on those devices. Storage subsystem performance is one of the
major concerns that arise on this kind of large computing networks. The I/O system is
usually a system bottleneck in most computing systems [PGK88]. Due to the impact of the
I/O subsystem on the overall system performance, modeling and simulating I/O elements
like disks and le systems, become of vital importance.
There are a lot of works that study service disk time simulations and how to calculate
what are the most important features involved on it. The most common technique is using
the disk physical parameters to simulate a disk (heads, cylinders, tracks, . . . ) [RW94].
Detailed disk simulators with accurate timing models have been produced in the past, like
[WAA+04].
A very well known disk simulator is DiskSim [BSSG08]. DiskSim is an ecient, ac-
curate and highly-congurable disk system simulator developed to support research into
various aspects of storage subsystem architecture. This simulator includes modules that
simulate disks, intermediate controllers, buses, device drivers, request schedulers, disk block
caches, and disk array data organizations. In particular, the disk drive module simulates
modern disk drives in great detail and has been carefully validated against several produc-
tion disks. Furthermore, DiskSim by itself simulates only the performance-related aspects
of the storage subsystem. It does not model the behavior of the other computer system
components or interactions between them and the storage subsystem.
To simulate a disk accurately and precisely, a huge list of parameters must be con-
gured. This task is at best tedious. There are some works that automatically collect
disk drive characterizations, like DIXtrac [SG99]. DIXtrac is a program that automatically
characterizes the performance of modern disk drives. As a simulator gets more detailed
and takes into account more disk parameters, its performance more closely approximates
the performance of the real disk drive. Without human intervention, DIXtrac can discover
accurate values for over 100 performance-critical parameters. Furthermore, DIXtrac com-
plements detailed simulators like DiskSim in that it automatically extracts the necessary
parameters from a SCSI disk drive, allowing them to be fed into DiskSim for later system
simulation and/or testing.
[DSSP06] describes the design and implementation of the Vesper disk drive simulator.
Vesper is an instructional disk drive simulator with a high degree of performance realism.
This simulator retains simplicity while providing timing statistics close to that of real
disk drives. The key to this approach is to provide hardware abstractions that are simple
but yet capable of capturing device interactions with major performance impacts. Unlike
detailed disk simulators such as DiskSim, Vesper does not dierentiate the eects which
the controller, bus, and drive have upon the aggregate timing of the whole subsystem.
Instead, Vesper views the controller, bus, and drive as a black box which accepts a simple
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set of commands. The Vesper proler accumulates timing statistics for these commands
with varying input parameters and records them into a prole. All the characteristics and
quirks of the proled drive can then be incorporated into the Vesper disk simulator.
Also there are works that use analytical models to represent the behavior of disk drives.
An example of this kind of modeling is [SMW98]. This work presents an analytic model
for disk drives that do read ahead and request reordering. The authors of this work model
complex storage devices by modeling the individual physical components of the device,
such as queues, caches, and disk mechanisms, and then composing the components to give
a composite device model for the entire storage device. Each component model takes as
input a workload characterization, transforms this to a workload to impose on lower-level
components. In turn, the performance predictions of a component typically depend on the
service time predictions of the component(s) on which it relies.
Other component that has an important impact on the overall I/O subsystem per-
formance is the le system. Currently, le systems are a research subject in the I/O eld;
there are numerous proposals in order to improve its performance, scalability and other
features [CCC+03] [CIRT00]. An example of a le system simulator is shown in [She06],
but it has a low detail level because it is very simple and for educational purposes. There
are other works like [Tan01] [Nol07] which are based on the emulation of a le system.
There are also proposals to simulate le systems [TWL94] [SM06] [Hac92]. Some of
them are very detailed (using real metadata for managing le distribution). This approach
is quite complex because it requires to implement a simplied prototype of the real le
system that has to be changed completely with each le system implementation.
Thus, the main trend in this topic is to obtain statistical estimations for one or several
features of a corresponding le system. There are several works [Vog99] [DB99] [Mit03] fo-
cused on estimating the le size distribution. Those studies are normally used to producing
benchmarks (like the ones used for benchmarking Web Servers). In contrast, there are few
works focused on other le system features, specially the way le blocks are distributed
across the disk. Obtaining the block distribution of a certain le across the disk is impor-
tant because the access time of a certain block on the disk is not uniform. In fact, the disk
access time depends on the order that blocks are requested.
There are also some eorts for making good le system benchmarks and traces [HYZ05]
[BDK97] that can mimic the real behavior (like the aging of a real le system [SS97]) in
order to obtain an accurate simulation of the le system.
Due to real storage systems are complex, sometimes more sophisticated models to
represent the behavior of those systems are needed. For instance, most storage servers use
RAID systems instead of single disk drives, which are more dicult to model and simulate.
This work [DBP+04] describes Shear, a user-level software tool that characterizes RAID
storage arrays. Shear employs a set of controlled algorithms combined with statistical tech-
niques to automatically determine the important properties of a RAID system, including
the number of disks, chunk size, level of redundancy and layout scheme.
2.2.2.3 Memory simulation
Memory system performance is sensitive to a large number of parameters. Each one of
these parameters takes on a number of values and interacts in fashions that make overall
23
24 Chapter 2. State of the art analysis
trends dicult to discern. At present, there is a lack of tools in the public-domain that
support studies related to memory system performance.
The work [WGT+05] describes DRAMsim, a simulator that implements detailed tim-
ing models for a variety of existing memories, including SDRAM, DDR, DDR2, DRDRAM
and FB-DIMM, with the capability to easily vary their parameters. It also models the
power consumption of SDRAM and its derivatives. Furthermore, DRAMSim can be used
as a standalone simulator or as part of a more comprehensive system-level model. The
authors of this work have successfully integrated DRAMsim into a variety of simulators
including MASE [LC01], BOCHS [Boc05] and GEMS [MSB+05].
Another work that model the behavior of the memory system is [MW95], which de-
scribes a technique used for ecient simulation of memory in SIMICS [MCE+02]. Its design
has focused on eciently supporting the simulation of multiprocessors, analyzing complex
memory y hierarchies and running large binaries with a mixture of system-level and user-
level code. A well-dened internal interface to generic memory simulation simplies user
extensions. Leveraging on a exible interpreter based on threaded code allows runtime se-
lection of statistics gathering, memory proling, and cache simulation with low overhead.
To evaluate several architectures, some type of high-level simulation is required, in-
cluding high-level cache simulation. In addition, cache simulation is inevitable to obtain
a good performance approximation for modern processors, which are used in computer
systems to reduce average memory access times. Existing techniques for predicting cache
performance are often unsatisfactory in terms of cost or performance because cache struc-
tures are especially dicult to simulate at a high level, with few current tools to accurately
simulate cache structures above the instruction set level.
The work [PMP+04] tackle this problem by developing a method for simulating cache
structures at a high level quickly and accurately. It proposes to use an ISS (Instruction Set
Simulator) or designer intuition to generate short, concise metrics that describe the memory
behavior of individual program fragments in the concurrent application set. These metrics
are annotated into the original source code, and then this source code and the hardware
architecture are executed in the MESH high level performance simulation framework. Since
the cache behavior for each program fragment is represented, the cache structure can be an
input into the simulator for each processor in the system. The simulator can then nd the
cache behavior for each processor when executing each application fragment. Using this
information, it can determine the interactions between concurrently executing software and
discover the net performance of the heterogeneous processor system.
Another work that simulates a cache system is [DJS89]. The authors of this work
present a method for eciently simulating the eects of a cache on the execution time
of a program. They use an execution-driven simulation approach that requires no hard-
ware support and provides a highly accurate dynamic address trace to a cache simulation
model. Almost all of the overhead in this approach is in the cache simulation rather than
the address trace generation. The cache simulator is used in conjunction with the Rice
Parallel Processing Testbed [CMMS88] to study the performance of concurrent programs
executing on multiprocessor systems with caches. The authors also have been developed
an estimative execution-driven simulator that greatly reduces the simulation overhead by
using parameters extracted from a detailed simulation of a program's execution on a pro-
cessor with a cache, along with an analytical model of cache behavior. The predictions
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and overhead of the estimative technique are compared with those obtained from detailed
cache simulations.
Cache Miss Equations [GMM99] are another technique to represent the cache access
patterns of software. Potential cache misses are represented as a set of linear equations
whose solutions describe exactly when and where misses occur. When applied to this prob-
lem, their inability to handle data-dependent computation and the large amount of data
needed prevent them from being widely used.
SMPCache [RPP01] is a simulator for cache memory systems on symmetric multipro-
cessors. The simulator has been conceived as a tool for the teaching of cache memories
on multiprocessors systems. This tool is very useful to evaluate and understand dierent
design alternatives: the number of processors, the cache coherence protocols, schemes for
bus arbitration, mapping, replacement policies, cache size, memory block size, etc.
2.2.2.4 CPU simulation
Nowadays, processor simulators are indispensable for both hardware and software system
architects to verify and/or to evaluate the functionality and performance of their system.
RealView Development Suite (RVDS) [arm08] is a toolset for building, debugging,
and managing software development projects targeting ARM architecture-based processors.
RVDS provides a coordinated development environment for embedded systems applications
running on the ARM family of RISC processors.
The work [NTN06] proposes a simple but ecient technique for Instruction Set Sim-
ulators (ISS). The simulator presented in this work is made workload specic by a simple
process to generate a set of C functions from a binary workload. It is as portable and
re-targetable as ordinary instruction emulators because the translation targets C code and
works well with well-abstracted instruction denitions. The translation is also easy-to-
implement without requiring any complicated analysis nor proling.
FastSim [SL98] is a direct-execution simulator of a speculative, out-of-order unipro-
cessor with non-blocking caches. Its two primary contributions are speculative direct-
execution, which eciently performs the functional simulation of a program, and fast-
forwarding, which dramatically accelerates the time-consuming simulation of an out-of-
order micro-architecture. FastSim allows mispredicted branch paths to be executed di-
rectly, and then rolled back. Without further optimization, FastSim runs 1.1-2.1 times
faster than the well-known SimpleScalar [ALE02] out-of-order simulator, which does not
use direct-execution. FastSim's primary contribution is the application of memoization
result caching to the expensive process of simulating an out-of-order micro-architecture.
Traditionally, memoization was used to implement functional programming languages by
caching function return values. Expensive computation can be avoided by returning a pre-
viously cached value, when available.
Another CPU simulator is Shade [CK94], which combines ecient instruction-set sim-
ulation with a exible, extensible trace generation capability. In fact, Shade performs cross-
architecture simulation. Eciency is achieved by dynamically compiling and caching code
to simulate and trace the application program. The user may control the extent of tracing
in a variety of ways; arbitrarily detailed application state information may be collected
during the simulation, but tracing less translates directly into greater eciency.
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A simulator of a relatively modern processor as the Cell processor [KDH+05] is CellSim
[CRR+07b] [CRR+07a]. CellSim is a modular simulator for heterogeneous multiprocessors.
Its modularity is based on the fact that it is composed by modules, which are connected
among them through signals. The authors of these works have used UNISIM [ACG+07]
as the supporting infrastructure for module description and connection handling. UNISIM
requires that modules are C++ classes with methods sensitive to the modules communi-
cation signals, and it is UNISIM who takes care of calling the methods and synchronize
the modules. The UNISIM version used requires a clock signal, common to all modules,
through which the simulator executes the functionality of modules each cycle. The modules
corresponding to the current version of the Cell Broadband Engine Architecture have been
implemented, the Cell Processor. CellSim has been congured using these modules in order
to be able to validate it against the real processor.
2.2.3 Complete computer architecture simulation
Research studies of large-scale systems has forced simulation tool developers to expand the
scope of their simulation tools, both for modeling system components beyond the processor
and memory hierarchy, and for supporting execution of unmodied operating systems with
commercial workloads for which source code is unavailable.
Currently there are a wide range of simulators. Some of them are focused on simulating
with a very high level of detail the entire system by providing functional execution of
unmodied commercial operating systems and applications. Those simulators are called
also full-system simulators.
The dening property of full-system simulation compared to an instruction set simu-
lator is that the model allows real device drivers and operating systems to be run, not just
single programs. Thus, full-system simulation makes it possible to simulate individual com-
puters and networked computer nodes with all their software, from network device drivers
to operating systems, network stacks, middleware, servers, and application programs. The
main advantage of those simulators is the high level of accuracy obtained, and the main
drawback is its performance, which is ve or six orders of magnitude slower than a real
system.
Early work in academia included the PDP-11 emulator [DM84] developed by John
Doyle and Ken Mandelberg and the implementation of g88 [Bed90] by Robert Bedichek.
The g88 implementation was subsequently placed in the public domain, and the design
details were published. This implementation modeled a single processor M88100-based
system with a mixture of real and pseudo devices, which could boot an operating system
(specically, Unix). A predecessor of Simics [MCE+02], gsim [Mag93], begun in 1991, was
based on g88 and extended to include support for multiple processors with shared physical
memory. In 1994, the gsim simulator was rewritten as a multiprocessor Sparc V8 model,
resulting in the rst version of Simics.
COTSon [AFF+09] is a simulator framework jointly developed by HP Labs and AMD.
The goal of COTSon is to provide fast and accurate evaluation of current and future
computing. It targets cluster-level systems composed of hundreds of commodity multi-
core nodes and their associated devices connected through a standard communication
network. COTSon adopts a functional-directed philosophy, where fast functional emulators
and timing models cooperate to improve the simulation accuracy at a speed sucient
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to simulate the full stack of applications, middleware and OSs. COTSon's approach to
simulating a cluster is radically dierent from previous approaches for simulating parallel
machines. COTSon combines individual node simulators to form a cluster simulator.
Simics [MCE+02] is a platform for full-system simulation, which attempts to strike a
balance between accuracy and performance. Simics was one of the rst academic projects
in this area and the rst commercial full-system simulator. Also, this platform is su-
ciently generic to model embedded systems, desktop or set-top boxes, telecom switches,
multiprocessor systems, clusters, and networks of all these items.
The simulation of processors in Simics is performed at the instruction-set level, includ-
ing the full supervisor state. Currently, Simics supports models for UltraSparc, Alpha, x86,
x86-64 (Hammer), PowerPC, IPF (Itanium), MIPS, and ARM. Simics views each target
machine as a node, representing a resource such as a Web server, a database engine, a
router, or a client. A single Simics instance can simulate one or more nodes of the same
basic architecture, where heterogeneous nodes can be connected into a network controlled
by a tool called Simics Central. In addition, Simics facilitates the inclusion of approximate
cache and I/O timing models, allowing a rst-order approximation of the interleaving of
memory operations for a next generation system.
Another full-system simulator similar to Simics is SimOS. SimOS [RHWG95] [RBDH97]
is an environment for studying the hardware and software of computer systems. SimOS
simulates the hardware of a computer system with enough detail to boot a commercial
operating system and run realistic workloads on top of it. By selecting the appropriate
combination of simulation models, the user can explicitly control the tradeos between
simulation speed and simulation detail. Although the SimOS direct-execution mode runs
the target operating system and applications quickly, it does not model any aspect of the
simulated system's timing and may be inappropriate for many studies. Furthermore, it
requires compatibility between the host platform and the architecture under investigation.
To support more detailed performance evaluation, SimOS provides a hierarchy of
models that simulate the CPU and MMU via software for more accurate modeling of the
target machine's CPU and timing. Moreover, SimOS simulates a large collection of devices
supporting the target operating system. These devices include a console, magnetic disks,
Ethernet interfaces, periodic interrupt timers, and an inter-processor interrupt controller.
This simulator also supports interrupts and direct memory access (DMA) from devices, as
well as memory-mapped I/O (a method of communicating with devices by using loads and
stores to special addresses).
M5 [BDH+06] is a full-system simulator that has been developed specically to en-
able research in TCP/IP networking, which supports the execution of the entire system,
including operating system code and models of network and disk devices. M5 is imple-
mented using two object-oriented languages: Python for high-level object conguration
and simulation scripting and C++ for low-level object implementation. Furthermore, M5
includes a variety of object models implemented upon the core simulation engine. These
models include CPUs, caches, buses, and I/O devices; everything necessary for modeling
networks of complete systems. The main disadvantage of this simulator is that it is very
slow. For example, a simulation of a two-core system running the Apache server could
obtain a slowdown of about 53000:1.
Bochs [Boc05] is a program that simulates a complete Intel x86 computer. It can be
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congured to act like a 386, 486, Pentium, Pentium II, Pentium III, Pentium 4 or even
like x86-64 CPU, including optional MMX, SSEx and 3DNow! instructions. Also, Bochs
interprets every instruction from power-up to reboot, and has device models for all of the
standard PC peripherals: keyboard, mouse, VGA card/monitor, disks, timer chips, network
card, etc. Because Bochs simulates the whole PC environment, the software running in the
simulation believes it is running on a real machine. A remarkable feature of this simulator
is that it is geared towards virtualization rather than hardware exploration.
A well-known and popular architecture simulator in the simulation eld is SimpleScalar
[ALE02]. SimpleScalar is a toolset that provides an infrastructure for simulation and archi-
tectural modeling. The toolset can model a variety of platforms ranging from simple un-
pipelined processors to detailed dynamically scheduled micro-architectures with multiple-
level memory hierarchies. In addition, SimpleScalar includes instruction interpreters for
the ARM, x86, PPC, and Alpha instruction sets. The interpreters are written in a target
denition language that provides a comprehensive mechanism for describing how instruc-
tions modify registers and memory state. The I/O emulation module provides simulated
programs with access to external input and output facilities. SimpleScalar supports several
I/O emulation modules, ranging from system-call emulation to full-system simulation.
TFsim [MHW02] is a full-system multiprocessor performance simulator which models
a pipelined, out-of-order micro-architecture in detail and the memory system. The main
contribution of this work is the denition of a timing-rst decoupled simulation approach,
in which the timing simulator executes each dynamic instruction ahead of a functional
simulator, Simics [MCE+02] in this case. The timing simulator models micro-architectural
features with enough detail to model speculative execution and predict the interleaving of
inter-thread events. To do this, the timing simulator must also model architectural function
mostly correctly. When the timing simulator commits instructions, it invokes the functional
simulator to verify if the timing simulator has deviated from the functional simulator. On a
deviation, the timing simulator's state is repaired to guarantee functional delity. Timing-
simulation can be viewed as an almost correct integrated simulator followed by a correct
functional simulator checker.
The main dierence between a functional simulator and a timing simulator is that,
while the rst one uses a functional component to produce a logical stream of commit-
ted instructions that are fed to a timing component, the second one directs a functional
simulator to execute speculative paths and to select thread interleaving.
The timing simulator in this work does not model devices. As such, it cannot model
device accesses or interrupts. However, the timing simulator is able to detect when these
events occur and correctly model their timing. Device accesses cannot be speculatively
executed in real machines, as they have side-eects that can be non-recoverable. When the
timing simulator detects that an instruction is accessing a device (as its physical address is
in the I/O range), it delays producing a value until retirement. At retirement, it copies the
value from the functional into the timing simulator, imitating the non-speculative execution
of a real system. Interrupts are similarly detected and handled at retirement time.
UNISIM [ACG+07] is a modular simulation environment, implemented as a layer on
top of the industry standard SystemC [sys03]. Besides modularity, a key contribution of
the UNISIM environment is a particular focus on the reuse of control logic, which cor-
responds to a large share of simulator code, and which is often overlooked by simulation
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environments. This simulation environment supports an abstract level of modeling, called
Transaction-Level Modeling (TLM), in addition to the more common detailed Cycle-Level
Modeling (CLM). TLM simulators are less accurate but much faster than CLM simulators.
UNISIM allows hybrid CLM/TLM simulators which can zoom in on only the important
architecture details. For full-system simulations, UNISIM provide several simulators capa-
ble of booting a complex operating system like Linux. These functional simulators can be
plugged into CLM or TLM simulators which are compliant to a functional simulator API.
Several groups are developing models which will be included in the library: the full-system
PowerMac G3/G4 was jointly developed by CEA and BSC, a cycle-level model of the
IBM Cell was developed at UPC/BSC [CRR+07b], a model of an ST231 VLIW processor,
and later on a distributed-memory multi-core, is being developed at INRIA, an ARM9
cycle-level and full-system simulator is being developed at CEA.
The major drawback of using full-system simulators to model and simulate the be-
havior of system architectures is the slow-down execution factor. To mitigate those pro-
hibitively slow simulations, researchers often use abbreviated instruction execution streams
of benchmarks as representative workloads in design studies. This technique is called sam-
pling [SPHC02] [WWFH05], which is a general statistical technique used in experiments
with a large data set to obtain a smaller representative set. In trace sampling, a program
trace length is reduced by periodically sampling the program execution. The smaller sam-
pled trace is then used as input for model simulation. Some researchers predominantly skip
the initial 250 million to two billion instructions and then measure a single section of 100
million to one billion instructions. However, this technique rarely captures representative
behavior.
SimFlex [HSW+04] is a component-based framework for creating timing models of
single processor and multiprocessor server systems running commercial applications. This
simulation framework uses component-based design and rigorous statistical sampling to en-
able development of complex models. SimFlex leverages the technology of the commercially-
available Simics simulation tool [MCE+02] to provide functional execution of unmodied
commercial operating systems and applications. SimFlex provides a framework for rapidly
building timing models which augment the system emulation performed by Simics. This
simulator applies the SMARTS methodology [WWFH03b] for choosing and rapidly measur-
ing a representative sample of each workload. SimFlex extends SMARTS to multiprocessor
simulations, and provides support for the development of the code for warming model state
that is essential to achieving unbiased measurement with SMARTS.
Gems [MSB+05] is a simulation toolset to characterize and evaluate the performance of
multiprocessor hardware systems, commonly used as database and web servers. The authors
of this work leverages an existing full-system simulator (Simics) as the basis around which
to build a set of timing simulator modules for modeling the timing of the memory system
and microprocessors. Gems has been designed as a modular simulation infrastructure that
decouples simulation functionality and timing. In order to obtain both the eciency and
the robustness of a functional simulator the functionality and timing simulation in GEMS
have been decoupled. Using modular design provides the exibility to simulate various
system components in dierent levels of detail. Also, this simulator infrastructure enables
running architectural experiments using a suite of scaled-down commercial workloads.
Both SimFlex and Gems have detailed multiprocessor memory systems but lack de-
tailed I/O models and multiple-system capability. In addition, they both rely on Simics to
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provide much of the I/O and privileged-mode modeling. This approach reduces develop-
ment eort, but the resulting black-box nature of the functional model restricts exibility.
Rsim [HPRA02] is an execution-driven simulator for simulating shared-memory multi-
processors (and uniprocessors) built from processors that aggressively exploit instruction-
level parallelism (ILP). Rsim provides the user with a number of conguration parameters
to simulate a variety of shared-memory multiprocessor and single processor congurations.
For remote communication, Rsim supports a two dimensional wormhole-routed mesh net-
work. For deadlock avoidance, the system includes separate request and reply networks.
Also, Rsim simulates applications compiled and linked for SPARC V9/Solaris using ordi-
nary SPARC compilers and linkers.
Talisman [Bed95] is a simulator that models the execution semantics and timing of
a multicomputer. Talisman models the semantics of virtual memory, a circuit-switched
inter-node interconnect, I/O devices, and instruction execution in both user and supervisor
modes. It also models the timing of processor pipelines, caches, local memory buses, and a
circuit-switched interconnect. This simulator executes the same program binary images as
a hardware prototype at a cost of about 100 host instructions per simulated instruction.
Thus, Talisman translates instructions to threaded code, which is then executed. The
threaded code is cached, so that the price of translation for most instructions is paid just
once, the rst time they are encountered in the code stream. The result is a simulator that
has a slow-down of about 100 per simulated processor.
EPG-sim [PY93] is a set of general-purpose execution-driven tools that performs par-
allel simulation and trace generation for studying parallel systems. These tools can model
varying processor and system architectures, and can simulate the eects of serial, opti-
mistically parallelized, or parallel codes being executed on modeled parallel systems. EPG-
sim allows critical path simulation (CPS), execution-driven trace generation (ETG), and
execution-driven simulation (EDS) to be driven by serial, optimistically parallelized, or
parallel codes. This can be done because of the extension of CPS instrumentation tech-
niques to ETG and EDS. EPG-sim allows instrumented parallel codes to execute on single
processor or parallel hosts, and allows optimistically parallelized or parallel codes to drive
parallel simulations. CPS cannot easily model memory latency eects caused by memory
contention, network contention, or cache coherence activity. Constant memory delays are
usually assumed; however instrumentation can distinguish between intra-task and inter-
task memory accesses and assign dierent delays accordingly.
The SimUTC toolkit [WGSS99] is a fault-tolerant distributed systems simulation built
upon the discrete event simulation package C++SIM [LM94]. The SimUTC toolkit provides
a exible environment for both simulation and experimental evaluation of round-based
clock synchronization algorithms in distributed systems. Due to its layered, modular and
distributed architecture, SimUTC is a powerful instrument for evaluating the performance
of such algorithms. SimUTC provides elaborate simulation models for both network and
clocks. In fact, when aiming at high accuracy clock synchronization in the 1 s range,
many system parameters ranging from clock granularities up to oscillator stability must be
taken into account and, hence, appropriately modeled. Various fault-injection capabilities
in conjunction with customized data analysis features facilitate in-depth simulation studies
over long periods. A key issue in the design of SimUTC has been the full compatibility
with hardware-based simulation. Therefore, it is possible to replace the simulated network
and clock modules by real network controllers and clock devices with minimal changes.
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A forthcoming paper will be devoted to this framework for comprehensive experimental
evaluation. All SimUTC functions are controlled via a user-friendly GUI, which supports
system conguration, simulation control, and data analysis.
SimSANs [Zhu09], Simulating Storage Area Networks, is a Data Center Storage Net-
working design and simulation tool. It is especially useful in infrastructure design and
performance analysis of modern Fiber Channel (and FCoE) based data center storage
networks. The current version of SimSANs is version 3 and it only runs on Windows plat-
forms. Current SimSANs v3 Engine binary is built with APIs from OMNeT++ [Var01].
The modules cannot be modied due to the source code is not provided, only the pre-
compiled libraries. This software tool includes three components:
 Backend Simulation Engine: the simulation core, designed in C++ and based on top
of OMNeT++ discrete event simulation framework.
 Backend Management Agent: the management core, designed in C# and used to con-
trol and operate the simulation engines by accepting the requests from management
console.
 Frontend Management Console: the GUI, designed in C# and used as a sole manage-
ment interface for users to remotely control and operate multiple backend simulation
engines, including congure, launch, and monitor simulations.
There are also other works focused on distributed storage architectures. One example
of this kind of system is MIDAS (Modeling Infrastructure for Dynamic Active Storage)
[TSG08]. MIDAS is an execution-driven simulator that captures both the processing and
I/O behavior of active storage systems. MIDAS simulates a host system interacting with
the I/O path via an interconnection network. The simulated I/O path can include disk
drives with programmable processors and programmable storage controllers. The micro-
architecture of each one of these components is congurable. Using this framework, the
eects of dierent processor micro-architectures, physical disk and network designs, and
communication protocols on application performance can be explored.
The basic building block in MIDAS is the Processing Element (PE) model. The PE
model consists of a processor, which is capable of running ad-hoc code, interacting with a
disk drive. The processor and disk models are glued together via a layer called the Space
Manager. The starting points for building MIDAS are Simplescalar [ALE02] and Disksim
[BSSG08], which simulate the processor and disk respectively.
2.2.4 Simulators classication
Currently, due to the high number of simulation tools and the dierent characteristics of
each one of them, making a common list of features that allow classify those tools becomes
a very dicult task.
Those features will depend highly of the researcher's objectives. In some cases, de-
signers optimize a model for performance and detail at the expense of exibility. Designers
typically employ these models when they need to faithfully represent a device at speeds
capable of executing large workloads, but don't need to change the model.
31
32 Chapter 2. State of the art analysis
Developing a universal simulator that satises the requirements of all researchers is
impractical and unfeasible. Each simulator has its own features imposed for the own sim-
ulator's design. Thus, each researcher will choose the simulator that ts the most with the
objectives he/she pursue. Generally, when a simulator has a remarkable feature, it entails
tradeos with other ones. For example, nding a very detailed simulator which lacks of
performance, or by the contrary, nding a very exible simulator that lacks of very high
detail, are very common situations.
Due to the purpose of this work, several critical requirements have been assumed to
classify the existing simulators. Those requirements are divided in two groups: functional
requirements and architectural design requirements. Moreover, the license of each simulator
has been also considered.
Functional requirements involve the support for simulating a corresponding service
such as CPU, memory, network and I/O. Following are detailed each one of those services:
 CPU simulation. This feature means whether the corresponding simulator is able
to simulate the processing system.
 Memory simulation. This feature means whether the corresponding simulator is
able to simulate the memory system.
 Network simulation. This feature means whether the corresponding simulator is
able to simulate the network system.
 I/O simulation. This feature means whether the corresponding simulator is able to
simulate the storage system.
Otherwise, an architectural design requirement involves scalability, exibility and sup-
port for adding new simulators. Following those requirements are explained in detail.
 Scalability. This feature means whether the corresponding simulator is able to sim-
ulate large-scale systems with enough performance that lets the simulation to be
performed in a reasonable amount of time. For example, single processor simulations
of highly parallel systems are so slow that researchers must base conclusions on simu-
lations of only fractions of a second of native execution time [SPHC02] [WWFH03b].
Performance determines the amount of workload the model can exercise given the
machine resources available for simulation. A common metric is the slow-down, num-
ber of simulator host instructions executed per simulated in instruction [FC88]. In
general, the more detail that the simulator captures, the greater its slow-down [CK94]
[May87]. Slow but accurate simulators have the advantage of capturing subtleties of
the target system. However, their slow speed limits the size of the system they can
model and the number of simulated instructions they can execute.
 Flexibility. This feature means whether the corresponding simulator is able to use
several component models with dierent levels of detail. Also, a exible simulator
must let the user building environments easily by using several component mod-
els depending of the user's requirements. The exibility of integrated simulators is
hampered as new devices and new performance models can potentially interact with
each other. Complexity and frequent modications can lead to functional bugs that
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are dicult to isolate and x, as their eect may be detected millions of cycles af-
ter they occur. Flexibility indicates how well the model is structured to simplify
modication, permitting design variants or even completely dierent designs to be
modeled with ease. Detail denes the level of abstraction used to implement the
model's components. A highly detailed model will faithfully simulate all aspects of
machine operation, whether or not a particular aspect is important to any metric
being measured. The simulator designer must choose a level of simulation detail that
is ne enough to capture important performance artifacts, yet fast enough to model
large systems and long-running applications in an acceptable timeframe.
 Support for adding new simulators. This feature means whether the correspond-
ing simulator is able to use other simulators. By adding new simulators, the corre-
sponding simulation tool will provide a more powerful environment by simulating
more services or existing one with more detail.
Table 2.2 shows a comparison between the commented simulators in this section using
the previous explained requirements.
Simulator
Functional Requirements Architectural Design Requirements
License
CPU Memory Net I/O Scalable Flexible Add simulators
COTSon Yes Yes Yes Yes N/S N/S Yes Open source
Simics Yes Yes Yes Yes No Yes N/S Academic
SimOS Yes Yes Yes Yes No Yes N/S Research
M5 Yes Yes Yes Yes No Yes N/S Open source
Bochs Yes Yes Yes Yes No N/S N/S LGPL
SimpleScalar Yes Yes Yes Yes No Yes N/S Academic
TFSim Yes Yes No No No Yes Yes -
UNISIM Yes Yes N/S N/S No Yes Yes Open source
SimFlex Yes Yes No No No Yes N/S Academic
GEMs Yes Yes No No No Yes N/S GPL
Rsim Yes Yes Yes N/S No N/S N/S GPL
Talisman Yes Yes Yes Yes No N/S N/S -
EPG-Sim Yes No No No No No No -
SimUTC Yes No Yes No Yes No Yes -
MIDAS Yes Yes Yes Yes No No No -
SIM-San v3 Yes Yes Yes Yes Yes No No Free (binary)
Table 2.2: Comparative of simulators
2.3 Modeling and Simulating applications
Application-architecture combination has widespread applicability in distributed systems
research. The results from such an evaluation may be used to: select the best architecture
platform for an application domain, select the best algorithm for solving the problem on
a given hardware platform, predict the performance of an application on a larger congu-
ration of an existing architecture, predict the performance of large application instances,
identify application and architectural bottlenecks in distributed and parallel systems to
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suggest application restructuring and architectural enhancements, and evaluate the cost
vs. performance trade-os in important architectural design decisions.
Currently the methods for modeling and simulating applications can be classied in
4 groups: instruction-driven simulation (IDS), execution-driven simulation (EDS), trace-
driven simulation (TDS) and distribution-driven simulation (DDS).
2.3.1 Instruction-Driven Simulation
Instruction-driven simulation is an important enabling technology for virtualization [SN05],
because the virtual machines must support a program binary compiled for an instruction
set that is dierent from the one implemented by the host processors.
This technique has been developed to simulate the execution of real programs with
a high degree of accuracy, where the program to be simulated is stored in the simulator's
memory in the same way as it would be in the simulated computer. The simulator program
repeatedly fetches instructions from memory, using the op-code to select a routine to exe-
cute that will simulate the eects of that op-code. Generally, Instruction-Drive simulation
is done interpretively.
An interpreter uses a simple fetch-decode-execute loop, a technique that works with all
kinds of programs, including self-modifying code. The major drawback is its poor perfor-
mance, because each instruction has to be decoded over and over again. Figure 2.6 shows
the basic schema of this approach.
source assembly
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Figure 2.6: General schema of Instruction-Driven Simulation
Currently, there are several approaches for simulating using the instruction-driven
technique: interpretation, compilation and binary translation.
Interpretation [LDG+08] is an approach that is potentially much slower than compiled
instruction-set simulation [MAF91], which has a start-up cost due to the generation and
compilation of the simulator.
Before interpretation of a program, the interpreter will construct an image of the source
memory and a data structure called source context block that contains all the registers
of the source ISA (Instruction-Set Architecture) to be emulated. When emulation starts,
the interpreter fetches the rst instruction from the source binary; then extracts the op-
code from the instruction; according to the op-code, the interpreter will dispatch a specic
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function that emulates the fetched instruction by performing computation and assigning
correct values to the source context block and the source memory. The interpreter iterates
all the instructions of the source binary, and performs the fetch-encode-dispatch-execute
procedure for each instruction.
An interpreter spends the majority of its time fetching and decoding the operations,
whereas a compiled simulator spends most of its time in performing the computation. The
relative cost of interpretation as opposed to computation depends on the complexity of the
instruction, addressing modes, etc. Typically, simulators based on interpretation techniques
execute from ten to a hundred instructions for each interpreted instruction.
Compiled instruction-driven simulation has some limitations, such as its inability to
run programs containing self-modifying code or dynamically loaded libraries. Also, the
start-up cost is often seen as a major drawback and has limited the adoption of compiled
instruction-set simulation.
There are some works in literature, like [AB02] focused on alleviating this start-up cost.
The authors of this work present BSCISS, a generator of compiled instruction-set simulators
that works at the assembler level. This approach allows building a system that combines
exibility, accuracy and very fast simulation, along with a small start-up cost. BSCISS
automatically generates compiled simulators from a description of the target architecture.
At present, this approach allows targeting various statically scheduled RISC and VLIW
processors. Within this kind of architectures, the simulators generated by BSCISS are
cycle-accurate. That is, the simulator outputs the exact number of cycles needed by the
target processor to run the program. Caches can be simulated by interfacing to an external
module. Other architectures can be simulated at a functional level, which is only the
behavior of the program that will be simulated.
The work [RBMD03] presents a re-targetable simulation framework that supports
many variations of architectures with any instruction-set complexity while generating high
performance ISA simulators. To achieve maximum re-targetability, a generic instruction
model has been developed to be coupled with a decoding technique that exibly supports
variations of instruction formats for widely diering contemporary processors. This model
can also be used to exploit all possible instruction formats to generate optimized code for
them. This generic model has been used to capture the behavior and binary encoding of
the instructions.
The EXPRESSION Architecture Description Language (ADL) [HGG+99] is used to
capture the structure of the architecture. In this work the authors use a framework that
performs the Instruction-Set Compiled Simulation (IS-CS) technique to generate fast and
exible simulators by automatically generating the instruction templates from the descrip-
tions.
Binary translation [SCK+93] works in a philosophy dierent from interpretation. The
basic idea of binary translation consists on converting a binary program from the target
architecture to the host's instruction-set. The translation can be either static [SBR05],
when the whole program is processed before execution, or dynamic [UC00] [GFP09] when
instructions are translated on-the-y. In binary translation, the generation of target code is
optimized by a direct mapping of target ISA registers to source ISA registers. The mapping
eliminates the source context block data structure.
Static binary translation is similar to compiled instruction-driven simulation in that
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the whole target program is translated once. But instead of directly generating a binary,
a compiled simulator generator produces a high-level language program implementing the
target program's behavior. This program is then compiled using the host compiler. This
makes compiled simulation independent from the host architecture, and allows relying on
the host compiler to perform low-level optimizations.
Currently there is a wide range of elds where Instruction-Drive Simulation can be
used. One of the most useful contexts where this approach has a remarkable importance is
the evaluation of dierent instruction sets in the early steps on the developing of new com-
puter architectures. Other elds for applying this approach are the validation of compilers,
testing, tuning and debugging programs, on a user friendly PC or workstation rather than
on actual processors which might not even exist yet.
2.3.2 Execution-Driven Simulation
Execution-driven simulation techniques consists on modifying the application codes by
inserting additional instrumentation code, generating input codes which to be executed
directly on a simulated environment where all the system services are simulated and the
real execution time is measured and transformed into simulated time. Those executions
cause the imitation of the behavior of the original applications events reecting executing
on a modeled machine. Some works that uses the execution-driven simulation to model
applications are [PY93], [RSJC94], [DJS94], [WWFH03a], [FSS00], and [CMMS88].
This requires that a program used to drive a simulation be extensively modied by
a proler before execution, with the purpose to produce execution times estimated at
run-time. Generally, during program execution the proler parses the program's assembly
code to extract the corresponding information, like address references that can be used
to simulate architecture and cache organization, timing the underlying time, and mem-
ory information that is used to update simulation and the type of memory access. Using
this technique, the execution of the program and the simulation of the architecture are
interleaved. Figure 2.7 shows the basic schema of this technique.
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Figure 2.7: General schema of Execution-Driven Simulation
Following, the fundamentals of the execution-driven simulation technique are listed:
 All the system services are simulated and, while they provided real data and per-
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form the real service, the execution times are simulated times that depend on the
underlying architecture that is being simulated.
 The code of the application is executed on a real CPU and the time expended in this
execution is measured and accounted as simulated time.
 The memory used can be also accounted and included in the simulation.
Basically there are two ways to implement execution-driven simulated applications:
First approach consist on obtaining the real application, compiling it using the sim-
ulation framework and executing it onto the simulated architecture. This is the preferred
option but it can only be used if the simulation framework covers this possibility.
The second approach is more frequent and consists on adapting the real application as
much as required in order to make it ready to be compiled on the simulation framework. The
required modication can vary from a slight change to a complete rewrite of the application.
The most important part of the execution-driven applications is the way system services
are simulated and the way CPU and memory are accounted.
2.3.3 Trace-Driven Simulation
In Trace-driven simulations an observer program traces the instructions executed and the
data referenced while an observed program is being executed. Collecting detailed traces is
extremely costly. Generally those traces need a considerable amount of space to be stored.
Also, in most cases generating the trace implies an overhead in the program execution,
obtaining times that do not correspond exactly with the real program execution. Thus, it
is desirable that the used method for obtaining the program's trace does not interfere with
the program's execution and generates a light trace which does not require high storage
requirements. Currently exist tracing techniques that make it possible for anyone to trace
a program simply and economically, like [CK05] and [Lar93]. Figure 2.8 shows the basic
schema for this approach.
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Figure 2.8: General schema of Trace-Driven Simulation
It's important to note the dierence between program tracing and program proling,
which must not be confused. Tracing is aimed at generating a listing of the program
instructions and data-reference addresses in the proper run-time order. Proling is a much
quicker process which measures or samples the execution frequency of program statements;
it ignores data references, recording only an aggregate count of the number of times each
statement executes.
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The accuracy of such simulations in predicting the system performance is primarily
determined by the accuracy of the machine model, and the accuracy of the trace inputs
at representing the intended applications. Thus, trace-driven simulation is a widely used
technique for evaluating dierent system design options.
Generally there are two steps that must be performed in trace-driven simulation. First
step consists on collecting the events and information of interest to generate the trace.
Secondly, a model is simulated using the collected trace as the input.
In most cases, for all but the most trivial programs, collecting all the actions issued by a
program is usually impractical because of the cost of storing the trace and the time taken
to simulate all the events in the collected trace. Besides since the computing resources
needed for simulation depend on the size of the trace, it is not always practical to use
the complete trace of an application for simulation. Thus, researchers use techniques for
obtaining reduced traces, like sampling [SPHC02].
A challenge that has to be addressed is choosing an appropriate subset with the
minimum number of instructions to meet a given error bound. Also there are several
sampling techniques for obtaining reduced traces. Some of those techniques are:
 One large sample [BYP+91][KE91]: A single sample of a chosen size (from less than
1 million to 10 million instructions) has been used to reduce full size traces (of few
billion instructions). This early approach to trace size reduction was later modied to
skip the rst few (several million) instructions to obtain a more representative sample.
Performance projections of several processor models are based on such sampling.
 Multiple periodic samples [FP94] [LPI88]: This approach is based on stitching to-
gether several contiguous samples. The interval between samples is xed and usually
adjusted to cover the full trace.
 Multiple random samples [Lau94]: This is similar to the previous approach except
that the inter-sample interval length is random instead of xed.
A reduced size trace diers from the full trace in the following two aspects: First, there
are instructions in the full trace which are simply not present in the short trace. Second,
the instructions present in the short trace may be in a dierent context than in the full
trace.
2.3.4 Distribution-Driven Simulation
Distribution-driven simulations use a statistical model of the program to drive the sim-
ulation. This model usually takes the form of one or more random processes that model
the generation of the data that is transferred between the modules of a system during the
execution of a program.
Detailed simulations need long execution times which in most cases are many orders
of magnitude slower than real time executions, making it dicult to evaluate numerous
design alternatives. Thus, for quick simulation and obtain a preliminary results analytical
simulations [WGP09] [KAH+01] becomes very useful. The main advantage of these ap-
proaches is that simulations are usually much faster than with an approach that simulates
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the internal details of the system's behavior. The main disadvantage of this technique is
the potential inaccuracy of the results.
Some simulations take as input only xed non-random values, typically representing
parameters that describe the model and the particular variant of it which is being sim-
ulated. This model is called deterministic simulation model. The more interesting aspect
of this model is that since there is no randomness in the input, there's no randomness in
the output either. Thus, if the simulations are repeated several times, the obtained results
will be always the same. The inputs are thus (deterministic) values, and the outputs are
the (deterministic) performance measures obtained by transforming the input via the sim-
ulation's logic into the output. But many systems involve some kind of uncertain, random
input. These models are called stochastic simulation models. The purpose of such a simu-
lation is to learn (infer) something about these unknown output distributions, like maybe
their expected values, variances, or probabilities on one side of some xed tolerances.
Another issue that has an important inuence on the simulation model is whether
time plays a role in the system. Some simulations don't involve the passage of time, and
are called static, like Monte Carlo evaluation of integrals [Ueb97]. The design-and-analysis
approach is conceptually simple: repeat, or replicate, the model as many times as necessary
to get the required precision. Methods from classical statistical analysis can usually be
used directly. But most simulations of industrial interest involve the passage of time as an
important element; these are dynamic simulations, and the design-and-analysis approach
can be a lot harder.
Statistical simulation can be used in combination of other simulation techniques. After
an initial detailed simulation, during which program statistics are collected, it is possible
to evaluate the system design variations two to three orders of magnitude faster than
with conventional detailed simulation, while losing the corresponding percent of accuracy.
Consequently, statistical simulation is a useful technique for narrowing the design space
during the early phases of design. For instance, many researches combine this technique
with the trace-driven simulation. The basic idea is to obtain a statistical result of a very
detailed simulation or even from real executions and then generate a synthetic trace using
this information. This technique is also called statistical prole simulation [EdBN00].
First, a statistical prole or a set of statistical program characteristics is extracted
from a program execution. This statistical prole is then used to generate a synthetic trace
which is subsequently fed into a trace-driven simulator, which will estimate the attainable
performance for the modeled system. A statistical prole includes many relevant properties
of a benchmark execution except for dynamic properties. This approach has two major
advantages. First, due to the statistical nature of the synthetic trace generation process,
performance characteristics will quickly converge, and hence the number of clock cycles to
simulate can be limited. As a result, this methodology can be used to perform a quick design
space exploration in an early design stage. Second, by assuming statistical independence
of various program characteristics, the statistical prole will be much more compact than
a trace, and does not depend on the size of the trace. Figure 2.9 shows the basic schema
of this approach.
39
40 Chapter 2. State of the art analysis
statisticalprofileapplication
statistics
Simulator
Real Hardware
Execution
trace
Figure 2.9: General schema of statistical prole simulation
2.4 Modeling and Simulating High Performance Applications
Simulating HPC applications is very useful to analyze, debug, and predict the perfor-
mance of parallel programs for a variety of parallel architectures. Nowadays there are a
high number of works for modeling and simulating HPC computing applications for both
architecture models: message passing and shared memory.
Performance modeling is a key approach that can provide information on the expected
performance of a workload given a certain architecture conguration. It is useful throughout
a system life-cycle: starting at design when no system is available for measurement, in
procurement for the comparison of systems, through to implementation and installation,
and to examine the eects of updating a system over time. A model adds insight into the
performance of current systems, reveal bottlenecks and show where tuning eorts would
be most eective. They also allow the performance on future systems to be explored.
Dimemas [LGP+96] [GLB00] is a trace driven performance prediction tool for mes-
sage passing programs, which enable users to develop and tune parallel applications by
giving accurate prediction of their performance on the target machine architecture. Sup-
ported architectures include networks of workstations, shared memory processors (SMP)
and clusters. Dimemas rebuilds the behavior of a parallel program based on an input
Dimemas trace le and information of the supported target machine architecture. Then, it
generates a visualization trace le that is viewed using a visualization tool such as Paraver
[LGP+96]. The user can then analyze the performance and modify the message passing
programs. Dimemas models the target machine architecture as a network of nodes where
each node is an SMP connected to the network with a set of links and buses.
MPISim [PB98] is a library incorporated in the message passing interface (MPI) stan-
dard to enable prediction of the performance of MPI programs based on architectural
characteristics, such as number of processors and message communication delays. MPISim
assumes that the program has no I/O commands and simulates all collective communication
functions in terms of point-to-point communication. All point-to-point communications are
implemented using a set of four core non-blocking MPI functions. In order to enable the
MPISim simulation to be run on a single processor machine, there is a need to modify
an existing MPI program to support multithreaded execution. A pre-processor is provided
with MPISim to automatically privatize permanent variables, changes each MPI call to
40
2.4 Modeling and Simulating High Performance Applications 41
MPISim call and implements various transformations needed to link the program with the
MPISim library. During simulation, each process in the MPI program is dened as a logical
process (LP) in MPISim. Sequential code blocks are simulated through direct execution,
while each call to a MPI communication function is translated to a corresponding MPISim
function. The translation is done internally by MPISim to replace MPI functions to a set
of four core non-blocking MPI functions.
The work [BDP01] extends MPI-SIM with MPI I/O functions by using a parallel
File System simulator inspired on Vesta [CF96]. This simulator is used to predict the
performance of existing MPI programs as a function of several architectural characteris-
tics, including number of processors and message communication latencies. However, this
simulator only provides a specic architectural model with little exibility.
A simulator for MPI applications is described in [Rie06]. This work is a prototype
of a simulator which describes an approach that is a hybrid between running a parallel
application in stand-alone mode and simulating the network it uses for MPI data exchanges.
This simulator requires for the simulated application to be launched on similar or the same
hardware to be simulated; i.e. the same CPU speed and type, same memory subsystem,
etc. The early prototype simulator described in this work can only simulate the network,
not yet the nodes. Moreover, the simulator does not include MPI-IO functions.
The authors of [BDDP99] describe the use of COMPASS, a portable, execution driven,
asynchronous parallel discrete event simulator that can be used to predict the performance
of large-scale parallel programs, including computation and I/O intensive applications, tar-
geted for execution on shared-nothing and shared memory architectures, as well as SMP
clusters. In particular, simulation modules have been developed to predict the performance
of applications as a function of communication latency, number of available processors on
the machine of interest, dierent caching strategies for parallel I/O, parallel le system
characteristics, and alternative implementations of collective communication and I/O com-
mands. The simulator is being used for detailed simulations within the POEMS project
[ABB+00].
[AS00] presents a common parallel program representation, designed to support such a
comprehensive approach, with four design goals: (1) the representation must support a wide
range of modeling techniques; (2) it must be automatically computable using parallelizing
compiler technology, in order to minimize the need for user intervention; (3) it must be
ecient and scalable enough to model teraop-scale applications; and (4) it should be
exible enough to capture the performance impact of changes to the application, including
changes to the parallelization strategy, communication, and scheduling. Analytical models
in predicting performance of the Sweep3D application on very large machine congurations
are shown in [SSV99].
The framework [SCW+02] combines tools for gathering machine proles and applica-
tion signatures and provides automated convolutions. Convolution methods are techniques
for mapping signatures to proles in reasonable time complexity for predicting and under-
standing performance. The convolution method presented in this work consists on mapping
an application's signature (application A) onto a machine prole (machine B) to arrive at
a performance prediction (performance of application A on machine B). Machine proles
are tables of performance data gathered for existing machines via low-level benchmarks
that measure simple performance attributes of machines. For machines that have yet to
41
42 Chapter 2. State of the art analysis
be built, machine proles represent the engineer's expectations of the rates at which the
machine will perform operations. An application signature is a summary of the operations
required by an application to accomplish its computation.
This work [MANR09] addresses the utilization of traces taken from MPI applications
to do simulation-based performance studies of parallel computing systems. The authors
of this work use several mechanisms to capture traces, pointing out important limitations
of some of them. One of these limitations is the invisibility of message interchanges in
collective operations, which is circumvented modifying a trace-capturing library. During
a simulation, trace records must be simulated in causal order, to fully comply with ap-
plication semantics. The techniques introduced in this work have been implemented in
the INSEE [PMA05] simulation environment, which is used in two example studies to
show its usefulness: an evaluation of alternatives for interconnection network design, and
a performance prediction study in which traces from one machine are used to estimate the
execution times of applications running in a dierent machine.
Programs written using two programming models, such as MPI and openMP, require
an analysis to determine both performance eciency and the most suitable numbers of
processes and threads for their execution on a given platform. The work [AC06], in or-
der to study those problems, proposes the construction of a model that is based upon a
small number of parameters, but is able to capture the complexity of the runtime system.
This work aims to model hybrid MPI and openMP programs analytically to detect com-
munication and parallelization ineciency, as well as ineciencies caused by the strategy
used to combine the two programming models, and lastly to use the described model and
additional insights to optimize the performance of the mixed mode model.
Analytical techniques for predicting detailed performance characteristics of a single
shared memory parallel program for a particular input are studied by the POEMS project
in [AV04]. The authors of this work have developed an accurate performance model for
parallel applications executing on dedicated, shared memory systems. The model has two
levels: a lower-level queuing model to characterize the impact of contention and caching
eects, and a higher-level task graph model of the application.
[KRR04] describes a compiler tool to automate performance prediction for execution
times of parallel programs by runtime formulas in closed form. For an arbitrary parallel MPI
source program the tool generates a corresponding runtime function modeling the CPU
execution time and the message passing overhead. The environment is proposed to support
the development process and the performance engineering activities that accompany the
whole software life cycle.
The Performance Analysis and Characterization Environment (PACE) [NKP+00] de-
veloped by the High Performance Systems Group at the University of Warwick is a per-
formance prediction system that provides quantitative data concerning the performance
of (typically scientic) applications running on high performance parallel and distributed
computing systems. The system works by characterizing the application and the underly-
ing hardware on which the application is to be run, and combining the resulting models to
derive predictive execution data. PACE provides the capability for the rapid calculation of
performance without sacricing performance accuracy. PACE also oers a mechanism for
evaluating performance scenarios, for example the scaling eect of increasing the number
of processors, and the impact of modifying the mapping strategies (of process to processor)
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and underlying computational algorithms.
BigSim [ZKK04] is a Parallel simulator for predicting performance of machines with a
very large number of processors. The simulator provides the ability to make performance
predictions for machines such as BlueGene/L, based on actual execution of real applica-
tions. Based on the CHARM ++ [KK96] parallel programming system, this emulator has
successfully emulated several million threads (one for each target machine processor) on
clusters with only hundreds of processors. However, the emulator is useful only for studying
programming models and application development issues that arise in the context of such
large machines. Specically, the emulator does not provide useful performance information.
Essentially, this approach involves letting the emulated execution of the program pro-
ceed as usual, while concurrently running a parallel algorithm that corrects time-stamps
of individual messages.
Based on the low level programming API provided by the emulator, several parallel
programming languages are implemented on BigSim. They are MPI [GHLL+98], CHARM
++ [KK96] and Adaptive MPI [HLK03].
The authors of this work [KWH02] show how by the examination of the key charac-
teristics of an application, analytical performance models can be formed. These models are
parameterized in terms of computational and communication performances of an individual
system and can be used to explore achievable performance of an application prior to system
availability. One of the models is utilized to validate the performance of a Compaq Alpha-
server ES45 supercomputing system being built at Los Alamos, and expected to grow to 30
Tera-ops peak performance. The approach described is application centric. This involves
the understanding of the processing ow in the application, the key data structures, and
how they use and are mapped to the available resources. From this a performance model
is constructed that encapsulates its key performance characteristics.
2.5 Performance analysis tools for parallel systems
Apart from simulators there are other tools for analyzing and studying the performance
of parallel applications, called performance analysis tools. With the ever increasing com-
plexity in the current High Performance Systems, detecting bottlenecks or poor resource
management of parallel applications executed on those systems require an enormous eort.
The main objective of those tools is to help to detect bottlenecks and thus ease the per-
formance analysis of an application, which is very useful for fully exploiting the potential
of high-performance computers.
The main dierence between those tools and simulators is that those tools need the
application be executed on the real system, and simulators let the application can be
executed in a simulated environment which does not require to have the real system.
Currently, several performance analysis tools can be found in literature.
HPCToolkit [ABF+10] is an integrated suite of tools that supports measurement,
analysis, attribution, and presentation of application performance for both sequential and
parallel programs. HPCToolkit can pinpoint and quantify scalability bottlenecks in fully
optimized parallel programs with a measurement overhead of only a few percent. Recently,
new capabilities were added to HPCToolkit for collecting call path proles for fully op-
timized codes without any compiler support, pinpointing and quantifying bottlenecks in
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multithreaded programs, exploring performance information and source code using a new
user interface, and displaying hierarchical space-time diagrams based on traces of asyn-
chronous call path samples.
Online tools, such as Paradyn [RM06] and Periscope [GO10], evaluate performance
data while the application is still running. Both tools search for previously specied perfor-
mance problems or properties. A search strategy directs performance measurements, which
are successively rened based on the current ndings. To ensure scalable communication
between tool back-end and front-end, their architectures employ hierarchical networks that
facilitate ecient reduction and broadcast operations.
Paradyn was the rst tool that automated performance analysis. Its Performance Con-
sultant guides instrumentation and searches for bottlenecks based on summary information
during the program's execution. Periscope is a highly scalable tool for the automatic dis-
tributed online search for the performance properties of large-scale applications on high-end
computers. It allows for both detection of the performance bottlenecks limiting the scal-
ability on parallel systems as well as pinpointing the issues concerning the single-node
performance of an application.
Scalasca [GWW+10] is a performance toolset that has been specically designed to an-
alyze parallel application execution behavior on large-scale systems with many thousands
of processors. It oers an incremental performance-analysis procedure that integrates run-
time summaries with in-depth studies of concurrent behavior via event tracing, adopting
a strategy of successively rened measurement congurations. Distinctive features are its
ability to identify wait states in applications with very large numbers of processes and to
combine these with eciently summarized local measurements.
Vampir[RKH+08] is a widely used visualization and analysis tool for parallel applica-
tions. Trace les are generated during execution and visualized with a powerful GUI. Yet,
huge trace les are generated and have to be analyzed manually afterwards.
2.6 Summary
In this chapter a set of well-known tools and techniques for predicting and analyzing the
performance of computer systems has been described. Depending of the requirements and
the part of the system to be analyzed, a set of techniques and tools will be chosen for
accomplishing this purpose.
In this thesis we propose an approach for simulating both large distributed environ-
ments and applications, balancing the trade-o between the speed of simulations and the
accuracy obtained. Thus, we need to found a technique or tool that be scalable, fast and
accurate enough that satises those requirements.
Due to complete distributed systems have to be simulated and modeled, an initial
approach is to use existing simulators for modeling and simulating each corresponding
part of the distributed system. For instance, using DiskSim [BSSG08] for simulating the
disks drives, NS-2 [NS2] for simulating the network system, [CK94] for simulating the CPU,
[WGT+05] for simulating the memory, and so on until all parts of the distributed system
be simulated. The main advantage of using individual simulators is the exibility, because
simulation can be focused in a set of systems, depending on the requirements of the user.
The main problem of this approach is the interoperability. Due to each simulator is written
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for a specic platform, which includes operating system, programming language, compiler,
etc., integrating a set of simulators for building a unied simulator for simulating complete
distributed systems is unfeasible and impractical.
Another approach is using complete computer architecture simulators. Those simula-
tors can simulate and model complete distributed systems. The simulators that provide
the best accuracy for this purpose are called full-system simulators. This kind of simulator
provides a very high level of accuracy because the complete system is simulated with full
level of detail. Even some existing full-system simulators can load unmodied commercial
operating systems. The main problem of those simulators is that they need huge amounts
of time to execute simulations. In some cases, the slowdown factor of those simulations can
vary from ve or six orders of magnitude slower than real system, which is not a feasible
solution for the purpose of this thesis.
Also, currently there are other non-full-system simulators that can simulate complete
computer architectures. Some examples are RSim [HPRA02], Talisman [Bed95], and MI-
DAS [TSG08]. Those simulators provide better performance than full-system simulators
at the cost of sacricing accuracy. This loss of accuracy is because those simulators do
not model the system with full level of detail. As opposed to use individual simulators, the
main problem of this kind of simulators is that they are too focused in a specic eld, which
lack of exibility for simulating dierent computer architectures and congurations. Thus,
we need a more scalable and exible tool for accomplishing the purpose of this thesis.
A further approach is to use performance analysis tools. Those tools are used for
detecting performance bottlenecks and thus ease the performance analysis of applications,
which is very dicult task for parallel applications executed in large environments of
thousands of CPU cores. Thus, a very detailed performance analysis can be performed
for each system such as I/O, Memory, CPU, and Network when parallel applications are
executed in distributed architectures. The problem of using those tools is that the real
system which the application is executed is needed. The enormous cost of those systems and
the complexity for deploying them by using dierent congurations are serious limitations
that hamper analyzing applications using those systems.
Then, after analyzing the currently existing tools and techniques for simulating dis-
tributed systems and applications, the conclusions is that there is no one that satises the
requirements for accomplish the main purpose of this thesis.
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Chapter 3
The SIMCAN simulation platform
This chapter shows a proposal of a fast, exible, scalable and expandable simulation plat-
form for modeling and simulating distributed systems and applications.
The new contributions presented in this chapter are the features provided by this
simulation platform for building simulation models, by dening and conguring each one
of the four basic systems independently, which consists of processing system, memory
system, storage system and network system.
The main advantage of those contributions is the exibility and scalability obtained
for modeling and simulating large and complex environments. Thus, those environments
can contain thousands of nodes, modeling each subsystem with the required level of detail.
Moreover, several methods for increasing the functionality of this simulation platform
are described.
3.1 Introduction
The ever-increasing complexity of computing systems has made simulators a very impor-
tant choice for designing and analyzing large and complex architectures. Due to the high
number of topics in the eld of computer architecture, developing a universal simulator is
impractical and unfeasible. Naturally, researchers want to simulate an entire system with
total accuracy, but there are obvious diculties. Some of those diculties include high
cost, time to completion, specication inaccuracies, and implementation errors.
Each researcher has its own objectives and needs, the same way each simulator is
developed for a specic purpose. Many existing simulators are monolithic or designed for
a single architecture. As a result, it is dicult to extract a micro-architecture component
from the simulator for reuse, sharing or comparison. It is true that researchers try to nd
the simulator that ts the most with its research, but in many cases researchers can't nd
that simulator and they have to modify an existing one, or coding a new simulator.
A possible approach for building a simulation platform targeted to model and to
simulate distributed systems consists on using single-component simulators. Thus, using a
set of those simulators for covering all systems will let model entire distributed systems.
The main drawback of this approach is that all those simulators have to work together for
simulating the complete system, which implies that those simulators must be integrated
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in a single platform. This drawback makes unfeasible this approach due to interoperability
and compatibility reasons.
Otherwise, another approach is to use simulators targeted to model systems com-
pletely, like full-system simulators. Those simulators let model and simulate complete sys-
tems with full detail providing a high level of accuracy. The main issue of those simulators
is performance. In many cases, the slowdown factor of models built using this kind of
simulators is 5 or 6 orders of magnitude slower than the real system.
In order to accomplish the purpose of this thesis, we propose a fast, exible, scalable
and expandable strategy for modeling and simulating distributed systems, which consists
on integrating the model of the four basic systems into a single simulation platform. Those
systems consist of storage system, memory system, processing system and network system.
Figure 3.1 shows the basic layered schema of those systems.
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Figure 3.1: Layered schema of the proposed simulation platform
The main objective of this chapter is to propose a strategy for simulating complex and
large environments that represent, both actual and non-existent architectures by modeling
individually each one of the four basic systems. Then, depending on the user's requirements,
the model can be focused on a set of the basic systems, or by the contrary on the complete
system. Therefore, a complete distributed system can be modeled by integrating those
basic systems in the model, each one with the corresponding level of detail, which provides
a high level of exibility.
The philosophy of this strategy is not to obtain a perfect accuracy, but allowing a
minimal margin of error in benet of executing simulations much faster. Absolute accu-
racy is not always strictly necessary and in many cases it is not even desired, due to its
high engineering cost. In many situations, substituting absolute with relative accuracy be-
tween dierent timing simulations is enough for users to discover trends for the proposed
techniques. Normally, speed and accuracy are inversely related. If one of these charac-
teristics increases, the other one decreases. For this reason, the proposed strategy try to
nd an adjustment between those features, performing quickly simulations with a minimal
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percentage of error.
Those proposed features are desirable for any simulation strategy, but their meaning
can be blurry depending on the context in which they are used. Following, in the context
of this thesis, the meaning of those features are described.
Scalability means whether the corresponding strategy is able to simulate with enough
performance large-scale systems, by increasing the number of machines, which make up the
corresponding architecture to be simulated. Likewise, performance determines the speed
which a simulator executes a corresponding simulation. In general, the larger the size of
the architecture to be simulated, the greater the time needed to execute the simulation.
A exible strategy must let users build environments easily, using several component
models with dierent levels of detail. Flexibility also indicates how well the model is struc-
tured to simplify modication, allowing design variants or even completely dierent designs
to be modeled smoothly.
Detail denes the level of abstraction used to implement the model components. Thus,
researchers can choose a level of detail for modeling the required architecture that is ne
enough to capture important performance artifacts, yet fast enough to model large systems
and long-running applications in an acceptable timeframe. In general, the more detail the
simulator captures, the greater its slow-down.
Finally, the term expandable refers to the ability of increasing the functionality of
a simulation platform. In most cases, this ability consists on adding new models to the
repository of the simulation platform.
Due to nowadays there is no simulation platform that provides those features required
to perform the strategies proposed in this thesis, a new simulation platform called SIM-
CAN, that contains the strategies proposed for modeling and simulating large distributed
environments, has been designed and developed.
3.2 System architecture
Nowadays the main trends go towards Chip Multi-Processors (CMPs), architectural cus-
tomization, and heterogeneity, which imply that the focus of simulation will shift from
in-core behavior to system behavior. Thus, keeping in mind those trends, the proposed
simulation platform has been designed to perform those kinds of simulations.
SIMCAN has been designed targeting to provide exibility, accuracy, performance
and scalability, which makes it a powerful simulation platform for designing, testing and
analyzing both actual and non-existent architectures. The range of systems to simulate
comes from a single computing node to a complete high performance distributed system.
The best asset of this simulation platform is that SIMCAN is able to model and simulate
large environments (thousands of nodes) with a customizable level of detail [NnFG+10].
Moreover, this simulation platform has been applied to data systems simulation in the
EPCC art Edinburgh University [FHN+09].
Simulated architectures are modeled using a set of existent components provided by
SIMCAN; they represent the behavior of real components that belongs to real architec-
tures like disks, networks, memories, le systems, etc. Those components are hierarchically
organized within the repository of SIMCAN, which made up the core simulation engine.
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Currently, SIMCAN provides a wide range of components to model a complete distributed
system with dierent levels of detail and scalability.
Besides designing simulated environments using components provided by SIMCAN,
new components can be added to its repository. Moreover, SIMCAN allows an easy sub-
stitution of components for a particular component, such as a Disk, within a particular
behavior. Those interchangeable components can dier in level of detail (to make perfor-
mance versus accuracy trade-os), in the functional behavior of the component, or both.
Furthermore, new and existing simulators can be added to the repository of SIMCAN,
like diskSim [BSSG08]. This process is explained in detail in sections 3.5. This entails a
powerful feature for the simulation platform because once new components are added to
the repository of SIMCAN, its functionality increases as well.
The way SIMCAN is executed for performing a corresponding simulation will depend
both of the user requirements and the resources available. Therefore, SIMCAN can be
executed in a single computer using sequential simulation or, by the contrary, it can be
executed in parallel using both shared memory computers and distributed memory sys-
tems. The speed of the simulation will depend highly of the computing resources used for
executing the simulation. The more CPU and memory resources available, the better per-
formance will be obtained for executing the simulation. However, the way the simulation is
parallelized in the dierent CPUs depends of the conguration set by the user. A method
for automatically creating parallel simulation models is described in detail in section 4.2.
With the purpose of ease the task for building and conguring large distributed en-
vironments, the SIMCAN platform provides a exible classication of node aggregation
blocks that mimics aggregations used in real systems. Following is described a collection of
node aggregation blocks provided by SIMCAN, which let users create the most commonly
used architectures:
 Compute Node: This module simulates the behavior of a node. It contains the
necessary modules to simulate the required systems (see gure 3.1) that are included
in a real node. The components of each node can be fully customized and congured
to act as a computing node, as a storage node or as a mix of computing and storage
node.
 Node Board: This module is an aggregation of several nodes that are locally ar-
ranged in terms of communication procedures. For this reason node boards include
a local switch that connects all its nodes, acting as the only communication port
outside the board. The number of nodes and the characteristics of the switch are
fully customizable by the user.
 Rack: This module is an aggregation of several node boards used for conguration
and managing purposes. Each node board in the rack has its own communication
channel. The number of node boards is fully customizable by the user.
Figure 3.2 shows the basic aggregations described before. The rest of the architec-
ture (mainly the storage nodes and the rest of the communication switches) can also be
grouped in dierent aggregations. However, the module aggregation is not limited to the
modules presented in this section. New module aggregations can be dened and added to
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Figure 3.2: SIMCAN packaging
the repository of SIMCAN increasing the range of possible conguration for developing
new architectures and environments.
In a computer system, the node is the most relevant component. Similarly, in SIMCAN
a node is basically a building block for creating distributed environments. Basically, a
distributed environment consists of nodes, communication devices like switches or routers,
and communication networks. Moreover, the architecture of SIMCAN is exible and it
does not restrict only the use of existing nodes for building environments. In a SIMCAN
node, both the four basic systems and all applications are connected to the API module
(see gure 3.3).
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The SIMCAN simulation platform has been built on the top of INET and OMNeT++
frameworks. Moreover, other simulators can be added to the framework architecture to in-
crease its functionality. Figure 3.4 shows the framework layers and the interaction between
them.
3.2.1 Features
The most remarkable features of the SIMCAN simulation platform include the following:
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 Both existing and non-existing architectures can be modeled and simulated.
 It provides a POSIX-based API for simulating new applications.
 It balances the trade-os of scalability, performance and accuracy for simulating
quickly large environments with a reasonable level of detail.
 It allows automatic partitioning of large models for performing parallel simulation.
 A node can be fully customized by dening each system independently, which include:
Computing system.
Memory system.
Storage system.
Networking system.
 Computing system can simulate quickly both uni-core/multi-core systems using sev-
eral scheduling policies.
 Memory system is very useful for counting the amount of memory required by appli-
cations for dierent purposes, like: code, local and global variables, dynamic variables,
disk cache.
 It contains a very detailed storage system, which include models for:
Modeling general purpose le systems like Ext2 and Reiser FS.
Modeling parallel le systems, like PVFS.
Modeling general purpose hard disk drives.
Modeling RAID systems.
Modeling remote le systems, like NFS.
 Network system can be modeled for simulating a wide range of distributed environ-
ments using several levels of detail:
Low level of detail, where each hop is accounted using its own latency, bandwidth
and processing time.
High level of detail, using the INET framework that also let us to model protocol
stacks and data collisions.
 The same architecture can be modeled with dierent levels of detail.
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 It allows several methods for simulating applications like:
Using traces of real applications.
Using a state graph [NnFG+10].
Programming new applications directly in the SIMCAN platform.
 It provides an adapted MPI library for modeling and simulating MPI applications.
 It includes a wide range of components for building and customizing a wide variety
of architectures.
 New components can be added to the repository of SIMCAN.
 Both existing and new simulators can be integrated with the simulation platform in
order to simulate concrete parts of the modeled architecture.
3.3 Modeling the basic systems using the SIMCAN platform
In SIMCAN, the module in charge of simulating the operating system contains the models
of the software components for managing the corresponding basic systems. Those basic
systems are: computing system, memory system, storage system, and network system.
Outside the operating system module are the components that model the hardware parts,
like the processor, the network, the memory and storage devices (see gure 3.3). Each basic
system managed by the operating system module is treated independently. Therefore, the
selection of the corresponding service required by each application request is performed by
the API module.
3.3.1 Strategies for modeling the computing system
The computing system has been modeled in SIMCAN using 2 dierent components: the
processor and the CPU scheduler. In one hand, the hardware part of the computing system
corresponds with the processor. In the other hand, the software part corresponds with the
CPU scheduler.
The strategy used for modeling this system is based on calculating the amount of
time needed for executing the concrete instructions invoked by applications. Thus, those
instructions might not be executed in a CPU. Therefore, CPUs are parameterized with
a concrete CPU processing power measured in MIPS (Million Instructions Per Second),
which is a method of measuring the raw speed of a computer's processors. Similarly, the
amount of computing invoked by applications is measured in MIs (Million Instructions).
The fastest method for calculating the amount of instructions executed by a given
application consists on performing next steps:
1. Executing the application to be modeled in a concrete CPU.
2. Calculating the amount of time needed for executing that application.
3. Multiplying the amount of time needed for executing the application by the number
of MIPS of the CPU used in this process.
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This method can be performed both o-line and on-line. First option consists on
executing this method separately of the simulation platform. Then, once the corresponding
parameters of the application to be modeled have been calculated, the application can be
congured properly in a modeled environment. By the contrary, the second option consists
on performing this method in the same hardware and at the same time that the simulation
is being executed. Then, a set of instructions are executed in a real CPU, whereof an
estimation of the number of instructions executed can be calculated easily on-the-y, before
send the corresponding request to the computing system in the simulation platform.
The processor is the component in charge of calculating the amount of time spent in
executing instructions invoked by applications. Each processor consists of a nite set of
CPU cores, where the speed of all those cores is the same that the speed of its processor.
Thus, several applications can be executed in parallel using the same processor, even when
the number of applications executed at any given instant is greater than the number of
CPU cores. Therefore, processor P can be dened as a nite set of CPU cores such that:
P = fc1; c2; c3; :::; cng
Each application contains a set of operations to be executed, which can be categorized
in computing operations and blocking operations. Computing operations consist of a set
of instructions to be executed in a CPU core. Otherwise, blocking operations are those
operations that are not executed by a processor, but another system such storage system
or network system. Those operations, sorted following the execution order, are grouped in
blocks such that all operations located in the same block are of the same kind.
Figure 3.5 shows the basic schema of how the computing system is modeled in the
SIMCAN simulation platform. In this gure, applications contain both computing blocks
(white-light grey partitioned blocks) and blocking operation blocks (dark grey). When
an application has to execute a computing block, it sends the request to the computing
system. When the request is executed, then the computing system returns the control to
the application to execute the next block. The computing system is in charge of managing
those blocks and executing them in the corresponding CPU cores. By the contrary, blocking
operation blocks will be sent to the corresponding system to be processes accordingly.
In a computing system, a tick can be dened as the maximum amount of time that each
computing block can be processed by a CPU core continuously, without being interrupted.
Similarly, IPT (Instructions per Tick) can be dened as the number of instructions that
can be executed in one tick. Therefore, a computing block is partitioned in portions, where
each one contains at maximum IPTs instructions. Then, the number of portions of a given
computing block Cb executed in a CPU core CPUcore can be calculated using equation
3.1.

numPortions(Cb) =
CbMIs
CPUcoreMIPS CPUcoretick

(3.1)
where CPUcoreMIPS is the speed of the core where Cb is executed (measured in
MIPS), CPUcoretick is the amount of time spent by one tick in CPUcore, and CbMIs is
the number of instructions contained in Cb measured in MIs. Then, computing block is
dened as a nite set of portions such that:
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Cb = fp1; p2; p3; :::; pkgj8k(0 < k  numPortions(Cb))
where each one of those portions can be in two dierent states: processed or pending,
such that state(pi) = processedjpending. Then, the state of a given pi will be processed
when pi had been completely executed in a CPU core. Otherwise, the state of pi will be
pending when pi had not been executed yet. Figure 3.5 shows several computing blocks
divided in portions. White portions represent parts of computing block that have not
been executed yet. Light grey portions represent parts of computing block that have been
already executed. Black portions represent parts of computing block that are currently
being executed in a CPU core.
Then, the total time needed for executing the computing block Cb in the CPU core
CPUcore is given by the equation 3.2.
timeexec(Cb;CPUcore) = numPortions(Cb)CPUcoretick (3.2)
The remaining time of a given computing block Cb to be completely executed in
CPUcore is calculated using equation 3.3.
timeremaining(Cb;CPUcore) =
jCbj 1X
i=0
CPUcoretickj8pi 2 Cb; (state(pi) = pending) (3.3)
Otherwise, the CPU scheduler is the component in charge of managing all comput-
ing blocks to be executed in the corresponding CPU cores eciently. Thus, this sched-
Application1 Application 2 Application 3 Application m
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CPU core nCPU core 3CPU core 2CPU core 1
Processor
blocking
operations
blocking
operations
blocking
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Computing
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Figure 3.5: Basic schema of the computing system in SIMCAN
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uler achieves the eect of an apparent simultaneous execution of multiple applications by
switching from one computing block to another.
In SIMCAN, the CPU scheduler has been modeled using the time sharing technique,
where several applications simulate their executions by multiplexing the CPU time because
the computing blocks belonging to the simulated applications are divided in portions (see
gure 3.5). Therefore, in single-core processors, only one application can be executed at
any given instant.
The policy for managing computing blocks in the CPU scheduler is fully customiz-
able. In this chapter, three dierent strategies for managing blocks in the simulated CPU
scheduler are proposed. However, new strategies can be added to the simulation platform.
3.3.1.1 CPU Scheduler in SIMCAN using a Round-Robin strategy
This strategy is based on using one run queue shared for all CPU cores, such that the
computing blocks sent by applications are managed by this queue. Thus, CPU scheduler
uses a round-robin algorithm for sending the rst computing block in the queue to a idle
CPU core. Then, each core executes slices of the computing blocks in the order that they
are found on the queue, with equal amounts of time allowed. If a computing block uses up
the time quantum it is allowed, it is placed at the end of the queue, and the rst computing
block in the run queue is selected to be executed. The quantum is the maximum number of
ticks that each computing block can be processed by a CPU core, before the CPU scheduler
calculates the next computing block to be processed in the same CPU core.
The conguration of the quantum duration is critical for system performance. In one
hand, for short quantum sizes the system can suer excessively high overheads caused
by continuous switching of computing blocks. In the other hand, for large quantum the
applications no longer appear to be executed concurrently. Although the quantum size is
customizable in SIMCAN, it takes a default value of 0.1 seconds.
Figure 3.6 shows the basic schema of a complete CPU system modeled using this
strategy. This gure shows a CPU scheduler with one run queue that contains computing
blocks sent from applications. This queue is associated to all CPU cores located in the
processor. Each computing block is divided in slices, where each slice corresponds with the
quantum. White slices represent parts of computing block that have not been executed
yet. Grey slices represent parts of computing block that have been already executed. Black
slices represent parts of computing block that are currently being executed in a CPU core.
In this example (see gure 3.6) a new computing block arrives to the CPU scheduler.
Then, this computing block is placed at the end of the queue. Initially, all its slices are
white because this computing block has not been executed yet.
Algorithm 1 shows the algorithm for performing this strategy in the CPU scheduler
simulated in SIMCAN.
3.3.1.2 CPU Scheduler in SIMCAN using a FIFO strategy
Another approach for simulating the CPU scheduler consists on using the FIFO policy
(First In, First Out). This policy can be considered the same that the Round-Robin but
using an innite quantum. Therefore, each computing block that reach a CPU core is
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Figure 3.6: Example of a CPU scheduler using a Round-Robin strategy in SIMCAN
completely executed before abandon the CPU core.
Figure 3.7 shows an example of a CPU scheduler using a FIFO policy in SIMCAN.
In this gure, white parts of computing blocks represent instructions that have not been
executed yet. Otherwise, black parts represent instructions that have been already executed
in a CPU core. Computing blocks that nish their executions (see CPU core 2 in gure
3.7) are sent back to the application that sent them to computing system.
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Figure 3.7: Example of a CPU scheduler using a FIFO strategy in SIMCAN
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Algorithm 1 Modeling of a CPU scheduler in SIMCAN using a Round-Robin strategy
Require: processor P , run queue q
// Is there a new incoming block in the CPU system?
1: if (newIncomingBlockArrives()) then
2: Cb divideBlockInIPTportions (Cb; PMIPS ; Ptick)
3: queue insert(queue; Cb)
4: end if
// Assigning the corresponding computing blocks to idle cores
5: for all ((index) such that (CPUcoreindex 2 P )) do
6: if isIdle(CPUcoreindex) then
7: if (!queue:isEmpty()) then
8: CPUcoreindex  send (queue:getF irstBlock(), CPUcoreindex)
9: end if
10: else
11: Cbindex  getBlock(CPUcoreindex)
12: if (timeremaining(Cbindex) == 0) then
13: sendBackToApp (Cbindex)
14: if (!queue:isEmpty()) then
15: CPUcoreindex  send(queue:getF irstBlock(); CPUcoreindex)
16: end if
17: else
18: if (isCurrentQuantumComplete(Cbindex)) then
19: queue insert(queue; Cbindex)
20: send (queue:getF irstBlock(), CPUcoreindex)
21: end if
22: end if
23: end if
24: end for
3.3.1.3 CPU Scheduler in SIMCAN using a priorities strategy
Another strategy for modeling a CPU scheduler in SIMCAN consists on assigning priorities
to each computing block. Thus, the priority of a computing block Cba is noted such that
(Cba).
Those priorities are assigned to each computing block that arrives to the computing
system, and the CPU core is allocated to the computing block with the highest priority.
When several computing blocks (Cba and Cbb) have the same priority ((Cba) = (Cbb)),
those computing blocks are scheduled following a FIFO policy (see section 3.3.1.2).
The strategy for assigning priorities to each computing block varies for each system.
For each tick executed in a CPU core, all priorities of the computing blocks located in the
run queue are updated. If a new computing block Cbc is placed in the run queue, then
it is inserted by keeping sorted all computing blocks by their priorities. Thus, if there is
currently executing a computing block Cba in CPUcorek and Cbc is placed in the run
queue with higher priority than Cba, such that ((Cbc) > (Cba)), then Cba will be forced
to abandon CPUcorek and Cbc will start its execution.
Figure 3.8 shows an example of a CPU scheduler using a priorities strategy in SIM-
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CAN. In this example, a new computing block arrives to the computing system. That block
is inserted in the run queue by keeping sorted all computing blocks located in this queue.
In this gure, each block has an associated priority beside it.
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Figure 3.8: Example of a CPU scheduler using a priorities strategy in SIMCAN
Algorithm 2 shows the algorithm for modeling a CPU scheduler using a priorities
strategy in SIMCAN.
3.3.2 Strategies for modeling the memory system
In SIMCAN, the memory system has been modeled using two dierent components. First
component called physic memory is in charge of simulating the physical characteristics of
the memory. Those characteristics include mainly the size of the memory space and latency
times. The second component called memory manager is in charge of managing the memory
accesses. Currently, this component manages the memory accesses needed for applications
and disk cache. However, future works of this thesis include extend this functionality for
supporting virtual memory.
Therefore, the memory can be modeled as a nite set of contiguous pages such that:
M = fMp1;Mp2;Mp3; :::;MpnumPages(M)g
where the size of a memory page Mp that belongs to the memory M is noted as
sizeMp(M). Although the size of the memory page used is fully customizable, in most
cases the value used for this is 4 KB, as occurs in the Linux Operating System (section 8.1,
[BC05]). The total size of the memory space is noted as memSize(M). Then, the number
of pages in memory can be calculated using the equation 3.4.
numPages(M) =
memSize(M)
sizeMp(M)
(3.4)
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Algorithm 2 Modeling of a CPU scheduler in SIMCAN using a priorities strategy
Require: processor P , run queue q
// Is there a new incoming block in the CPU system?
1: if (newIncomingBlockArrives()) then
2: Cb divideBlockInIPTportions (Cb; PMIPS ; Ptick)
3: queue insertSortedByPriority(queue; Cb)
4: end if
// Assigning the corresponding computing blocks to idle cores
5: for all ((index) such that (CPUcoreindex 2 P )) do
6: if isIdle(CPUcoreindex) then
7: if (!queue:isEmpty()) then
8: CPUcoreindex  send (queue:getF irstBlock(), CPUcoreindex)
9: end if
10: else
11: Cbindex  getBlock(CPUcoreindex)
12: Cbfirst  queue:getF irstBlock()
13: if ((Cbfirst) > (Cbindex)) then
14: if (timeremaining(Cbindex) == 0) then
15: sendBackToApp (Cbindex)
16: else
17: queue insertSortedByPriority(queue; Cbindex)
18: end if
19: CPUcoreindex  send (Cbfirst, CPUcoreindex)
20: else
21: if (timeremaining(Cbindex) == 0) then
22: sendBackToApp (Cbindex)
23: end if
24: CPUcoreindex  send (queue:getF irstBlock(), CPUcoreindex)
25: end if
26: end if
27: end for
The main tasks performed by the memory manager are:
 Managing memory accesses from applications.
 Allocating memory pages required by applications.
 Freeing memory pages requested by applications.
 Managing a cache system for disk data.
In SIMCAN, the memory system divides the memory space for two dierent purposes:
memory used for application space and memory used for disk cache space. Figure 3.9 shows
the basic schema for modeling the memory system in SIMCAN and each one of its regions.
Memory used for application space can be dened as a nite set of memory pages,
such that:
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Figure 3.9: Basic schema for modeling the memory system in SIMCAN
A = fAp1; Ap2; Ap3; :::; Apxgj8i(0 < i  x); (0 < x  (jM j   jCj)); Api 2M
This memory is allocated in a dynamic memory area, which means that this memory
space can grow and shrink depending on the allocating and freeing operations invoked by
applications. Otherwise, memory used for disk cache space can be dened as a nite set of
memory pages such that:
C = fCb1; Cb2; Cb3; :::; CbnumCachePagesg8i(0 < i  numCachePages); Cbi 2M
where numCachePages is the number of pages used for allocate disk data. This pa-
rameter can be customized, but it cannot be modied during the execution of the simula-
tion. Therefore, in some cases, cache disk space will contain empty blocks that will be not
used for any purpose.
The set of free memory pages of a given memory M can be dened as:
freeMemPages(M) =M   (A [ C)
Similarly, the set of pages currently used in a memory M is dened as:
Mused = fA;Cgj8A;C;2M(A \ C = ;)
3.3.2.1 Memory space used for applications
Each application divides its memory space in a set of dierent areas. The purpose of each
one of those areas is to allocate:
1. Code.
2. Global variables.
2.1 With initial value.
2.2 Without initial value.
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3. Local variables.
4. Dynamic variables.
5. File projection
6. Shared memory.
Currently in the SIMCAN simulation platform the rst four memory areas can be
modeled and simulated. Otherwise, le projection and shared memory are not currently
supported in this simulation platform, whereof those features will be included in future
works.
The amount of memory needed for allocating both code and global variables, can be
congured in the application to be modeled by setting those parameters with the corre-
sponding values. Those values will not change during the execution of the application.
Thus, the size of those areas of memory can be calculated easily using the executable le
of the application to be modeled. Then, it is responsibility of the user deciding whether
those amounts of memory are important to be simulated in the corresponding environment.
Therefore, although SIMCAN supports modeling those areas of memory, users may choose
whether this feature must be enabled or not.
Modeling the memory used for local variables is more complex than modeling the
previous memory areas, because this memory area is dynamic, whereof this area can grow
and shrink depending on the variables used. In SIMCAN, this amount of space is not
calculated by the simulation platform itself. Instead, each application has to be modied
for calculating exactly the required amount of memory space for those purposes.
In this case, the application to be modeled must include two hints for each function
invoked by that application. First hint must be included at the beginning of each invoked
function, and the other hint must be included at the end of that function. Basically, this
hint is a function implemented in the core of the simulation platform, which contains the
amount of memory needed for allocating local variables used in each invoked function.
Thus, rst hint will allocate the required amount of memory, and second hint will free the
same amount of memory previously allocated.
Although this memory is not mandatory to perform simulations, it can be calculated
if the user considers that this amount of memory could be a factor with an important
impact on the overall system performance.
The space of memory used for dynamic variables is calculated using the functions
provided by API of the memory system (see listing 3.2). Each application in SIMCAN can
allocate and free the required memory pages for its own use. Those amounts of memory are
checked by the memory manager and treated accordingly. This component is in charge of
assigning the requested amount of memory requested by an application, or deny this request
if the amount of free memory is less than the memory required by the application. Similarly,
this component is in charge to free the amounts of memory requested by applications,
updating the number of free memory pages in the system.
It is important to mention that all data that belongs to the same area of memory,
is stored in a whole number of pages. Thus, a page of memory cannot contain data that
belongs to dierent areas of memory. Furthermore, this system can be very useful for
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calculating the amount of memory requested for each application, which is very important
to analyze the amount of memory needed when scaling up applications.
3.3.2.2 Memory space used for disk cache
Disk cache is a mechanism that allows the system to keep in memory some data that is
normally stored on a disk. Thus, further accesses to that data can be satised quickly
without accessing the disk.
Disk caches are crucial for system performance, because repeated accesses to the same
disk data are quite common. An application that interacts with data stored in a disk
usually is entitled to access repeatedly to read or write the same disk data.
When an application requests a data block from disk, the memory manager rst checks
if that block is already stored in one of the cache pages. If the block is not already in the
cache space, a new page is added to the cache and lled with the data read from the disk.
If there is enough free memory pages, the block is kept in a cache page for an indenite
period of time and can then be reused by other applications without accessing the disk.
Similarly, before writing a block of data to a block device, the memory manager veries
whether the corresponding block is already included in the cache space; if not, a new page
is added to the cache memory and lled with the data to be written on disk. The I/O data
transfer does not start immediately, but it is delayed giving a chance to the applications
to further modify the data to be written. This method is also called, write-through.
The disk cache can be modeled using several levels of detail. For example, a module
that simulates quickly the memory system with low detail, uses a basic formula for calcu-
lating statistically if a block is stored in memory or not. Then, the corresponding latency
time is applied for calculating the amount of time needed for accessing this block.
Otherwise, disk cache can be modeled with a high level of detail. For instance, using a
module that contains a list of blocks for simulating the blocks that are in memory. Moreover,
blocks stored in memory are managed using two dierent lists for read and write requests.
In this module, several algorithms for managing blocks can be used, like the read-ahead
and write-through algorithm. Algorithm 3 shows the algorithm for read data form disk
using cache algorithms. Similarly, Algorithm 4 shows the algorithm for write data to disk
using cache algorithms.
The benets of using a very detailed module for this purpose are two-fold. First, the
accuracy obtained is greater than using a module with a basic formula for mimic the
behavior of the memory system. Second, an exhaustive analysis of the behavior of the
memory can be done. The drawback of using high level of detail is that it requires more
CPU power than a simpler module for simulating the memory system.
3.3.3 Strategies for modeling the storage system
Storage system performance is one of the major concerns that arise on large computing
networks. The I/O system is usually a system bottleneck in most of the computing systems
[PGK88]. Detecting the cause of the problem could be an easy task on a single computer or
a small network, but detecting the problems and their causes in large computing networks
is not a trivial task. Using simulation environments can help to solve it out.
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Algorithm 3 Disk cache algorithm for reading data
Require: Application App requests x bytes from disk.
Ensure: x bytes in a variable stored in application space.
// Split application request in blocks
1: numBlocks = x n sizeMb(M)
2: AR fARb1; ARb2; ARb3; :::; ARbnumBlocksg
// For each block (ARb 2 AR), search in cache when idle
3: for all ((block) such that (block 2 AR)) do
4: while isBusy(M) do
5: block()
6: end while
7: if (block 2 C) then
8: C  updateList(C; block)
9: delay  calculateDelay()
// If current block is NOT in cache
10: else
11: block  read(disk; block)
// Is there at least one free block in cache?
12: if (numFreeBlocks(C) > 0) then
13: C  insert(C; block)
// All blocks in cache are used
14: else
15: C  removeBlock(C)
16: C  insert(C; block)
17: end if
18: end if
19: wait(delay)
20: send (block, App)
21: end for
In SIMCAN, the storage system has been modeled using a set of components that
consists of:
 I/O redirector.
 File system.
 Volume manager.
 Disk drives.
I/O redirector, le system and volume manager represent the software part of the
storage system. Otherwise, disk drives represent the hardware part.
The I/O redirector is a module in charge of redirecting le requests to the correspond-
ing le system, which could be local or remote.
File system is the more complex piece of the whole SIMCAN simulation platform.
Basically, le system is in charge of translating data requests from applications to a list of
64
3.3 Modeling the basic systems using the SIMCAN platform 65
Algorithm 4 Disk cache algorithm for writting data
Require: Application App writes x bytes to disk.
Ensure: x bytes written to disk.
// Split application request in blocks
1: numBlocks = x n sizeMb(M)
2: AR fARb1; ARb2; ARb3; :::; ARbnumBlocksg
// For each block (ARb 2 AR), search in cache when idle
3: for all ((block) such that (block 2 AR)) do
4: while isBusy(M) do
5: block()
6: end while
// If current block is in cache
7: if (block 2 C) then
8: block  setDirty(C; block)
9: delay  calculateDelay()
// If current block is NOT in cache
10: else
11: if (numFreeBlocks(C) > 0) then
12: C  insert(C; block)
// All blocks in cache are used
13: else
14: writeDirtyBlocks(C; disk)
15: C  updateCacheList(C)
16: if (numFreeBlocks(C) > 0) then
17: C  removeBlock(C)
18: end if
19: C  insert(C; block)
20: end if
21: end if
22: wait(delay)
23: send (block, App)
24: end for
blocks which contains the requested data. For simulating le systems, we propose to use
statistical models of the data block distribution that is performed by the le system to be
simulated. Moreover, in section 3.3.3.2 is described the process for obtaining the statistical
models of two well-known general purpose le systems.
Volume manager is in charge of managing the data block operations sent from le
system. This component is described in detail in section 3.3.3.3
Finally, disk drive is in charge of storing data blocks. Basically this component calcu-
lates the amount of time spent for processing the data block operations that came from
volume manager. This component is described in detail in section 3.3.3.4.
Figure 3.10 shows the basic schema of a storage system modeled using SIMCAN. Due
to the great importance of this system, it has been modeled targeting to simulate a wide
variety of I/O congurations. Following is described a brief overview of the process, since
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a le operation invoked by applications arrives to the storage system, until this operation
is completely performed.
This process starts when applications executed in a simulated environment invoke a
le operation. Those operations are provided by the API of the storage system which are
described in detail in section 3.4. Once this operation arrives to the storage system, the
I/O redirector selects the corresponding le system in charge of managing the requested
le. Then, the le system translates this operation in a corresponding data structure that
depends directly of the operation requested. For example, for read and write operations
the le system translates those requests in a list of blocks that contains the data involved.
Each le operation requested from applications can be dened as a pair that consists of
the type of the requested operation and a set of parameters, such that:
appfileOp = foperationtype; paramsg
where app is the application that invokes the le operation, operationtype is the con-
crete operation to be performed, and params is the set of parameters needed for performing
operationtype. Usually, those parameters consist of the le name involved in the operation,
the oset in the le and the size of data to be processed.
In this example (see gure 3.10) an application invokes a read operation. This op-
eration arrives to the storage system, where the I/O redirector examines the path of the
involved le in the operation, in order to select the le system that contains such le. Then,
the corresponding le system translates the data request to a list of blocks. Next, this list
of blocks is sent to the volume manager.
Read
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Figure 3.10: Basic schema for modeling the storage system in SIMCAN
When the list of blocks arrives to the volume manager, the disk cache calculates the
blocks that are stored in this memory, and then a new list that contains only the blocks
that are not stored in cache is generated. In this example, blocks number 9, 32 and 2 are
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stored in cache. Then, a list containing blocks 14, 76, 54, 99 and 68 are sent to the block
scheduler.
Next, the disk scheduler sorts this incoming list of blocks using the corresponding
strategy. Finally, once the list of blocks has been processed, this list is sent to the block
manager, which redirects each block request to the disk drive that contains the correspond-
ing data.
3.3.3.1 The I/O redirector module
The main purpose of this component is to redirect each le request sent by applications,
to the corresponding le system in charge of managing the le that contains such data.
This component let mount several le systems in a unique name space. The method
for locating a le in a concrete le system is to analyze the full name of the le (including
the directories and subdirectories). Therefore, remote le systems can be congured in
simulated environments using the SIMCAN simulation platform.
Figure 3.11 shows an example of how a remote le system is modeled in SIMCAN. In
this example there are two nodes: Node A and Node B. Node A contains two le systems,
a local le system and a remote le system. All requests processed by the local le system
will be sent to the local storage system. By the contrary, requests processed by the remote
le system component will be sent to the le system hosted in Node B through the network
system. Otherwise, Node B contains a local le system.
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Figure 3.11: Example of a remote le system modeled in SIMCAN
The I/O redirector module is in charge of selecting the le system in charge of manag-
ing each request received in the storage system. This selection is based on the path of each
involved le. Thus, the I/O redirector has to be congured by indicating the paths of the
les contained in each le system. In this example, the conguration of the I/O redirector
hosted in Node A contains two lines, rst line is in charge of conguring the local le sys-
tem, and second line is in charge of conguring the remote le system. Basically those lines
indicate whether the le system is local or remote, and the corresponding mounting point.
The I/O redirector hosted in Node B contains only one line because this node contains
only one le system.
Moreover, le system daemons are needed in order to use remote le systems. Basically,
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those daemons are applications that only can receive requests. For instance, client daemons
receive requests from the remote le system. Then, those requests will be sent to the
corresponding node that contains the server daemon. Otherwise, the server daemon receives
requests from the client daemon in order to communicate such request to the corresponding
storage system. The IP address of the node that contains the server daemons is congured
in the client daemon component.
3.3.3.2 Modeling and simulating the le system
A le system is a piece of software in charge of organizing a set of les located in a storage
device. Main tasks of le system include the followings:
 Managing the distribution of the data blocks on the disk.
 Mapping the requested data blocks into the corresponding disk blocks.
 Managing free blocks.
 Storing and managing le metadata information.
The main goal of this section is to obtain a statistic model of the data block distribution
that is performed by the le system. Wherefore, a model for several general purpose le
system layouts will be obtained.
Besides those tasks are very important, the two rst tasks have more inuence in the
nal service time. The weight of the data block distribution on the nal service time is due
to the fact that disks have dierent access times depending on which blocks are requested
and in which order. The best way to include this eect in a simulation platform is to
include a le system component that calculates the data block distribution. There are two
dierent methods for performing this task:
 Implementing the le system functionality or, at least, the data block distribution.
 Using a statistic estimation to approximate the data block distribution.
The rst method is less interesting due to the following reasons:
 It is dicult and complex to implement.
 It requires storing a great amount of metadata.
 It should be remade each time there was a le system change. In contrast, the second
method only requires changing the statistic estimation function.
Nowadays there are several works using statistic estimations in obtaining le system
characteristics, like [Mit03]. Most commonly they are used to obtain distributions of le
sizes, which are used for creating benchmarks (benchmark for Web servers, for example).
But there are few works done on obtaining data block distributions to simulate I/O systems.
Following, a formal denition of the components involved in the modeling of the le
system will be presented.
68
3.3 Modeling the basic systems using the SIMCAN platform 69
A disk can be dened as a nite set of data blocks that are physically located along
its surface, such that:
disk = fDb1; Db2; :::; Dbngj(0 < n  disksize
diskblockSize
)
where the number of data blocks in a disk depends directly both on the size of the
disk, noted as disksize, and the size of the block used, noted as diskblockSize.
Similarly, a file can be dened as a set of data blocks such that:
file = fFb1; F b2; :::; F bfg
Those blocks represent the logic view of the le (see gure 3.12). Each one of those
blocks is mapped to one block in the surface of the disk. Then, for a given le system Fs
that manages the les stored in disk, exists a translation function  that is in charge of
mapping the blocks of all les contained in disk, such that:
 (Fbi; filej ; disk) = DbjDb 2 disk;8jjfilej 2 disk;8ijFbi 2 file
... ...18 2019 22 232116 1715 2524
File
Disk
bunch hole
1 32 5 64
Figure 3.12: Data block distribution along the disk surface
The factors involved on the allocation distribution for a certain le are quite a few,
but there are three of them with capital importance:
 Type of le system, because each one has its own strategies for managing free blocks
and le distribution.
 The amount of free blocks remaining in the disk, because as the number of free blocks
increases, the sizes of block group increase as well.
 The le size, because as the le size increases, the number of block groups increases
as well, and also their size.
In order to obtain the pursued statistical distribution, a set of tasks must be performed:
 Obtaining dierent layouts for dierent le systems, like the ones used in the real
world, that include all the important features that could aect the data block distri-
bution.
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 Extracting from those layouts the most relevant characteristics of the data block
distributions.
 Modeling the behavior of those characteristics using statistical distributions.
Basically, there are two methods for obtaining those layouts. One of them is to mimic
the le system layout used in real systems with the characteristics we are searching for. The
problem is that a group of layouts with very specic features is needed (for example the
disk usage ratio), which we have not found in the state-of-the-art. Furthermore, obtaining
those real layouts is a very complex and dicult task.
Other authors propose a method to obtain those le system layouts by using statistical
distributions. For instance, works like [DB99][Mit03] propose heavy-tailed distributions for
modeling this kind of le system layouts. This is the approach that we have chosen because
it is easier to handle and it is realistic enough to our purpose, as demonstrated in the works
commented before.
A problem to have in mind is that the block distribution of a certain le is not
independent of the block distribution of the other les. In fact, the data block distribution
will evolve as the number of performed operations in the le system increases. This process
is called the aging of a le system.
In order to extract the more relevant characteristics needed for performing the data
block distribution model, this task will be focused on studying how the data blocks are
grouped. Thus, a data block distribution of a given le can be modeled as a set of block
groups (that we call block bunches) separated by a number of blocks that do not belongs
to this le (we call this a hole).
Thus, a bunch of a given file stored in disk can be dened as a set of data blocks
that belongs to file and are stored contiguously in disk, such that:
bunchfile(disk) = fFb1; F b2; :::; F bbgj8i(0 < i  b)Fbi 2 file;
8j(0 < j < b)jFbj 2 file;  (disk; file; F bj)   (disk; file; F bj+1)j = 1
Similarly, a hole of a given file stored in disk is dened as a set of blocks that does
not belong to file, stored contiguously in disk between two bunches of file, such that:
holefile(disk) = fDb1; Db2; :::; Dbhgj8i(0 < i  h)@Fbj 2 file;Dbi =  (j; file; disk);
9Fba; F bb 2 file;  (Fba; file; disk) = Db0;  (Fbb; file; disk) = Dbh+1
Therefore, les with only one bunch are denominated contiguous les, and others that
are composed by several block bunches separated by a hole are denominated non-contiguous
les. This block distribution model let us estimate the service time by obtaining which
are the head movements. In order to obtain this model, three parameters that should be
obtained from the previous obtained le system layouts have been used. Those parameters
are:
 Contiguous le: Determines if a le is composed by one or more block bunches.
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 Block bunch size: Determines the size of the contiguous block groups of a given le.
 Distances between block bunches: Determines the distance between two consecutive
block bunches of the same le.
A part of this approach consists on gathering the values of those three parameters from
the le system layouts proposed before. The data obtained is used to estimate a statistical
distribution that ts with this data.
The rst step on every modeling process is to obtain a representative group of samples
of the studied population. This population consists of les with its own block distribution.
As described previously, the most important factors on the block distribution of a certain
le are: the kind of le system used, the amount of free blocks remaining on disk, and the le
size. A certain combination of these factors will imply a corresponding block distribution
model.
In order to solve this problem, an approach based on clustering the population follow-
ing these three factors has been used. Then, a set of samples of each cluster have been used
for calculating the data block distribution of such cluster. Observing those three factors
we can conclude that the kind of le system and the disk usage ratio are intrinsic values of
any existing le system layout. Thus, in order to obtain dierent samples for those factors,
a set of dierent layouts has been obtained. In contrast, the le size is intrinsic for each
le. Thus, dierent samples for this factor in the same layout can be obtained. Having all
these concepts in mind, the following strategy to obtain the samples has been used.
First of all, several layouts for each kind of all involved le systems and for all range
of disk usage have been created. Those layouts correspond to a typical general purpose
system. In order to accomplish this task, two general purpose le systems have been used
(Ext2 [CTT94] and ReiserFS [rei07]). Then, the disk usage range has been split (0%...100%)
in 10 slices of 10% each one.
Those layouts were created using the following technique. The process started with
an empty hard disk drive. This drive was lled using several threads that create or destroy
les along the time for aging the le system. The system had to ensure that the disk drive
maintained a certain disk usage ratio during all the process.
The sizes of the les created in this process followed a statistic distribution that models
a typical le system layout. Therefore, some distribution samples of le sizes stored in a
server used in our department for many years have been extracted. Using these distribution
samples, a heavy-tailed distribution has been estimated in order to simulate the obtained
results for the used benchmark. Thus, a Weibull distribution with parameters =0.29027
and =43.23635 has been used.
Once the le system layouts have been obtained, then a concrete set of samples must
be extracted. Each layout generates a set of samples for a concrete kind of le system and
a concrete disk usage ratio. Thus, the generated samples from a certain layout will dier on
the size of the les included. For each layout 5 samples were obtained, according to the le
sizes (less than 10KB, 10KB-100KB, 100KB-1MB, 1MB-10MB and 10MB-100MB). Thus,
each obtained sample is dened by:
 The kind of the le system used (Ext2 or ResiserFS).
 The disk allocation ratio (10 slices of 10% each one).
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 The le size (less than 10KB, 10KB-100KB, 100KB-1MB, 1MB-10MB and 10MB-
100MB).
Those samples with the same characteristics were used to generate a specic block
distribution. All those block distributions were modeled as a list of grouped blocks. Thus,
both the size of each group of blocks and the distance between them have been calculated.
This approach consists on modeling those two values, the block bunch size and the distance
between them, as random variables that follow a certain statistical distribution.
This approach has a problem that involves the last group of blocks. The size of those
block groups does not follow the same distribution that the rest of the block groups. The
reason is that the sizes of those groups are limited by the size of the whole le. Therefore,
this group of blocks will be excluded from the block bunch size estimation.
A special case occurs when the le is composed by only one bunch. In this case, the
size of those groups of blocks is the same that the le size. Thus, this kind of les should be
treated separately. Then, the following data for each le in the sample have been collected:
 The le is contiguous or not.
 The size of the block bunches from the non-contiguous les (last bunch is discarded).
 The distance between two consecutive block bunches of the le.
Using the data previously collected, we propose a schema for reproducing the data
block distribution of any le. This schema will use the model of block bunches separated
with holes, but we also consider whether the le is contiguous or not. Algorithm 5 shows
the algorithm that implements this schema.
Using this schema, it is simple to map a request for a certain le. Once the block
distribution model of a given le has been calculated (composed by a list of block bunches
and holes) the oset and request size can be used for obtaining a subset of the data block
distribution corresponding with this request, which is also represented by a list of bunches
and holes.
In order to estimate the parameters using random variables, a stochastic study of the
obtained samples must be performed. Due to previously obtained samples which represent
each one of the clusters of samples from the population has its own characteristics, a
dierent model for each classication has been calculated. In order to accomplish this,
dierent random variables for each sample model maintaining the original structure have
been obtained. Thus, in order to obtain the data block distribution of a certain le, a
cluster that ts the most with the characteristics of a le must be chosen. Then, concrete
values from the parameters listed below are calculated.
 The parameter that shows whether a le is contiguous or not is modeled through
a Bernoulli distribution, which will be true or false depending on the probability
that this le is contiguously stored. This distribution requires a value that shows the
probability of this le for being contiguous. In order to obtain this probability, a set
of distribution samples is needed to calculate parameters of a Weibull distribution
that ts the experimental results as much as possible.
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Algorithm 5 Algorithm for modeling the data distribution of a le F in le system FS
Require: File F , le system FS, diskRatio
Ensure: List of bunches and holes for modeling le F
// Establishing if File is contiguous or not
1: if (isContiguous(FStype; diskRatio) then
2: bunch[1]  sizeOf(F)
3: distance[1]  0
// Determining the bunches and holes
4: else
5: i  0
6: leRest  sizeOf(F)
7: while (distance[i] 6= 0) do
8: i  i + 1
// Obtaining bunch size
9: bunchAux  trunc (sizeOfBunch (FStype, sizeOf(F), diskRatio))
// Obtaining hole size
10: distAux  trunc (distances (FStype, sizeOf(F), diskRatio))
// Determining if this is the last bunch
11: if (leRest > branchAux) then
12: bunch[i]  bunchAux
13: distance[i]  distAux
14: else
15: bunch[i]  leRest
16: distance[i]  0
17: end if
18: end while
19: end if
 The parameter that estimates the size of block bunches is modeled using a Weibull
distribution. This distribution has been chosen because its exibility and because
it is a heavy-tailed distribution. We assumed that if the le size ts a heavy-tailed
distribution, then the size of the bunch belonging to a le will also t a heavy-tailed
distribution. This estimation is made using several sample distributions of the block
bunches, discarding the last bunch of the le for the reasons explained before.
 The last parameter corresponds to the estimation of the distances between two con-
secutive block bunches of the same le. The corresponding sample distributions are
used for calculating the parameters of a Weibull distribution.
Following, the tables with the  and  parameters of the resulting weibull distributions,
obtained from the performed modeling study will be presented. Therefore, in order to
demonstrate the accurary of such modeling study, several qq-plot charts will be shown.
Each one of those qq-plot charts represents a specic cluster of the analyzed population,
which means a concrete disk percentage occupancy, a concrete le size and a le system
type. Due to the high number of qq-plot needed for covering all possible combinations of
the obtained parameters, a concrete set of parameters have been chosen with the purpose
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of creating a reduced set of qq-plot charts. Otherwise, showing all those charts is this works
is impractical.
The quantile-quantile (q-q) plot is a graphical technique for determining if two data
sets come from populations with a common distribution. A q-q plot is a probability plot,
which is a graphical method for comparing two probability distributions by plotting their
quantiles against each other. By a quantile, we mean the points taken at regular intervals
from the cumulative distribution function (CDF) of a random variable. That is, the 0.3
(or 30%) quantile is the point at which 30% percent of the data fall below and 70%
fall above that value. A 45-degree reference line is also plotted. If the two sets come
from a population with the same distribution, the points should fall approximately along
this reference line. The greater the departure from this reference line, the greater the
evidence for the conclusion that the two data sets have come from populations with dierent
distributions. Q-Q plots can also be used as a graphical means of estimating parameters
in a location-scale family of distributions.
Table 3.1 and table 3.2 shows the  and  parameters of several Weibull distributions.
These distributions are used to estimate the ratio of contiguous les for each one of the
cluster of samples obtained from the population.
Figure 3.13 shows two qq-plot examples of the ratio of contiguous les distributions.
Left chart shows the probability of a given le, between 10 and 100 KB, for being contiguous
in the Extended 2 le system with a 70% of disk occupancy. In this chart we can appreciate
that the weibull distributions t very well due to almost all points fall near to the line.
Right chart shows the same probability plot but using a Reiser le system. In this case we
can appreciate that all points are concentrate in the interval near to 90%, otherwise to the
extended 2 les system, where the points are distributed in a longer interval, between 84%
and 98%.
Table 3.3 and table 3.4 shows the  and  parameters of several Weibull distributions.
These distributions are used to estimate the size of the block bunches for each one of the
cluster of samples obtained from the population.
The group of les which size is less than 10KB is treated such a special case because
they could not get more than 3 blocks. That means that most of them are contiguous (in
some cases all of them), and the rest shows a block bunch of 1 block (there is almost none
with 2 blocks).
Figure 3.14 shows two qq-plot examples of the bunch size distributions. Left chart
shows the bunch size distribution of a given le, between 1 and 10 MB, in the Extended
2 le system with a 90% of disk occupancy. Right chart shows the same distribution but
using a Reiser le system. In those charts we can appreciate that weibull distribution ts
very good due to the majority of points fall very close to the line. Both two charts are
similar, with the exception that the Reiser le system is less accurate in the last quantile.
Table 3.5 and table 3.6 shows the  and  parameters of several Weibull distributions.
These distributions are used to estimate the distance between consecutive block bunches
for each one of the cluster of samples obtained from the population.
Figure 3.15 shows two qq-plot examples of the hole size distributions. Left chart shows
the hole size distribution of a given le, between 100KB and 1 MB, in the Extended 2 le
system with a 80% of disk occupancy. Right chart shows the same distribution but using a
Reiser le system. In those charts we can appreciate that weibull distribution ts good due
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to the majority of points fall very close to the line. The distribution used for the Reiser le
system ts better than that used for the extended 2 le system. It can be appreciated due
to the right chart contains more points closer to the line. However, this is the distribution
that ts with less accuracy. This is caused because estimating the distribution of holes in
a given le system is more complex that estimate the distribution of bunch sizes and the
contiguous les.
hhhhhhhhhhhhDisk Ratio
File Size
<10KB
10KB 100KB 1MB 10MB
<100KB <1MB <10MB <100MB
10%
All 1,323230 11,38610 4,521457 All Non-
Contiguous 0,965934 0,703956 0,395348 Contiguous
20%
56,309636 93,15731 20,52223 2,516753 All Non-
0,9814452 0,925358 0,463522 0,111411 Contiguous
30%
56,309636 89,25030 10,91014 2,888433 All Non-
0,9814452 0,878312 0,302650 0,036821 Contiguous
40%
73,154356 82,95295 13,54341 2,481393 All Non-
0,9804823 0,872349 0,276824 0,024934 Contiguous
50%
46,044541 68,50647 11,63993 1,468665 All Non-
0,9637632 0,819155 0,177393 0,010984 Contiguous
60%
52,076648 79,17988 11,31144 1,437263 All Non-
0,9428502 0,794753 0,183740 0,012724 Contiguous
70%
32,175196 76,52483 7,997440 1,307311 All Non-
0,9381173 0,754909 0,140887 0,006558 Contiguous
80%
28,758123 69,13898 9,235985 1,591022 All Non-
0,9214031 0,729568 0,137616 0,010662 Contiguous
90%
22,160365 49,40721 10,99656 1,223993 All Non-
0,9048285 0,683374 0,109472 0,005700 Contiguous
100%
5,5846902 5,175926 2,713411 0,876507 All Non-
0,6766179 0,377974 0,040299 0,001406 Contiguous
Table 3.1:  and  Weibull distribution values to estimate the contiguous probability
parameter for Ext2 FS
The obtained results are very accurate in most cases. The contiguous and bunch size
parameters t extraordinarily well with the assumptions made. In contrast, the distances
between bunches (holes), have a few glitches in the tness of the distribution.
3.3.3.2.1 Strategies for modeling parallel le systems
Parallel le systems are a kind of le system that consist of a set of server nodes, usually
called I/O nodes, which contains data that can be accessed in parallel from the rest of
the nodes. Parallelism in this kind of le systems is obtained using several independent
I/O nodes supporting one or more secondary storage devices. Then, data are striped along
those nodes in order to allow both parallel access to dierent les, and parallel access to
the same le. If several I/O nodes are used in parallel, the performance can be increased
in two ways:
1. Allowing parallel access to dierent les by using several disks and servers.
2. Striping data using distributed partitions, allowing parallel access to the data of the
same le.
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hhhhhhhhhhhhDisk Ratio
File Size
<10KB
10KB 100KB 1MB 10MB
<100KB <1MB <10MB <100MB
10%
All 619,9321 39,70583 39,70583 1,636751
Contiguous 0,980758 0,804779 0,804779 0,057951
20%
255,6710 1684,414 34,59164 18,54875 3,025447
0,988078 0,966321 0,725775 0,166024 0,009228
30%
433,2875 185,1901 176,4333 13,30076 1,267067
0,987247 0,952328 0,655343 0,135573 0,007676
40%
177,1228 560,5762 56,34171 41,24978 All Non-
0,981840 0,932879 0,571159 0,072701 Contiguous
50%
85,55648 83,65626 14,77872 6,259649 All Non-
0,973341 0,910064 0,514969 0,057206 Contiguous
60%
351,9228 88,78054 44,82858 17,63940 All Non-
0,970490 0,897011 0,491902 0,054396 Contiguous
70%
474,6164 732,9433 30,12113 29,39341 All Non-
0,964336 0,884296 0,459703 0,046842 Contiguous
80%
54,81594 70,43497 55,08419 62,00382 All Non-
0,946731 0,855953 0,397066 0,030608 Contiguous
90%
78,56610 48,94079 8,909514 2,409420 All Non-
0,938696 0,802132 0,301086 0,011775 Contiguous
100%
7,250649 3,066549 0,502074 0,350998 All Non-
0,587863 0,265726 0,005236 6,61E-05 Contiguous
Table 3.2:  and  Weibull distribution values to estimate the contiguous probability
parameter for ReiserFS
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Figure 3.13: qq-plot of contiguous probability for les between 10KB-100KB and 70% disk
ratio
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hhhhhhhhhhhhDisk Ratio
File Size
<10KB
10KB 100KB 1MB 10MB
<100KB <1MB <10MB <100MB
10%
All 0,996990 1,282864 0,910406 0,685902
Contiguous 5,671231 43,44072 183,0593 591,0184
20%
Value=1 1,146203 1,100370 0,778886 0,625856
Always 5,065225 34,11654 121,1688 280,4090
30%
Value=1 1,137328 0,989241 0,727632 0,568342
Always 5,078811 28,13313 87,23370 168,9680
40%
Value=1 1,112851 0,940452 0,694574 0,558184
Always 4,543842 25,10682 67,47077 104,6392
50%
Value=1 1,140626 0,896141 0,655388 0,520011
Always 4,501042 20,43478 46,98559 65,16852
60%
Value=1 1,102315 0,887035 0,661330 0,506361
Always 4,165466 20,21413 46,79699 58,88015
70%
Value=1 1,096969 0,865733 0,646279 0,505339
Always 3,958488 18,57642 40,13278 49,11946
80%
Value=1 1,063725 0,839464 0,624326 0,477668
Always 3,736526 16,29773 32,63591 35,74111
90%
Value=1 0,984623 0,797547 0,625309 0,506969
Always 3,199165 13,45244 25,60777 28,06224
100%
Value=1 0,855544 0,650916 0,594232 0,619796
Always 1,240227 1,355010 1,347538 1,782166
Table 3.3:  and  Weibull distribution values to estimate the block bunch size parameter
for Ext2 FS
hhhhhhhhhhhhDisk Ratio
File Size
<10KB
10KB 100KB 1MB 10MB
<100KB <1MB <10MB <100MB
10%
All 2,271130 1,341484 0,717478 0,617078
Contiguous 8,272070 28,79251 101,3308 525,5712
20%
Value=1 1,447095 0,996795 0,688844 0,617705
Always 6,280666 22,28983 71,09551 180,3048
30%
Value=1 1,294811 0,883728 0,643573 0,512333
Always 5,351929 16,75546 40,19987 77,83894
40%
Value=1 1,211942 0,852019 0,607304 0,480736
Always 4,786548 13,86539 27,19116 55,32873
50%
Value=1 1,159276 0,810269 0,567433 0,452386
Always 4,256116 10,83368 17,75029 35,64011
60%
Value=1 1,089191 0,771463 0,541470 0,475683
Always 3,785614 9,135287 13,94413 34,83233
70%
Value=1 1,060923 0,763049 0,511560 0,435247
Always 3,488661 7,864873 9,916556 23,72846
80%
Value=1 1,042575 0,720645 0,474600 0,446431
Always 3,237344 6,560203 7,211891 23,54883
90%
Value=1 1,007913 0,692531 0,491174 0,416680
Always 2,974623 5,625142 7,008675 16,35779
100%
Value=1 0,879038 0,553750 0,364548 0,456650
Always 1,612414 1,774211 1,154953 9,143521
Table 3.4:  and  Weibull distribution values to estimate the block bunch size parameter
for ReiserFS
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(a) Ext2 le system (b) Reiser le system
Figure 3.14: qq-plot of block bunch size for les between 1MB-10MB and 90% disk ratio
hhhhhhhhhhhhDisk Ratio
File Size
<10KB
10KB 100KB 1MB 10MB
<100KB <1MB <10MB <100MB
10%
All 0,653165 0,638266 0,608935 0,539024
Contiguous 633,8339 616,6030 490,4353 449,1463
20%
0,343761 0,422329 0,504942 0,486182 0,498149
678,4843 550,4278 423,3293 354,2766 326,2738
30%
0,435833 0,404815 0,435754 0,405207 0,449747
175,1264 465,2363 365,9841 231,7518 227,6115
40%
0,546782 0,348905 0,377654 0,366203 0,410490
323,4131 277,2571 260,9681 175,4221 168,8293
50%
0,419907 0,314219 0,327776 0,318404 0,338830
424,9047 182,6201 173,8922 103,9476 95,35894
60%
0,345741 0,306321 0,326415 0,310567 0,308154
548,3225 142,6138 158,6823 98,08962 69,65236
70%
0,412868 0,293287 0,290762 0,302492 0,280730
151,9049 121,6979 119,9672 85,97720 46,70743
80%
0,362910 0,271796 0,262321 0,252131 0,230786
175,1245 89,86200 80,41816 41,87846 18,71869
90%
0,348596 0,259798 0,258100 0,260208 0,189908
137,9986 58,69267 58,56193 41,28546 5,245876
100%
0,206614 0,168983 0,105956 0,100930 0,100930
17,43968 4,819231 0,049371 0,007181 0,007181
Table 3.5:  and Weibull distribution values to estimate the distance parameter for Ext2
FS
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hhhhhhhhhhhhDisk Ratio
File Size
<10KB
10KB 100KB 1MB 10MB
<100KB <1MB <10MB <100MB
10%
All 0,401424 0,362564 0,427239 0,422948
Contiguous 260,6537 194,0777 387,8600 332,7708
20%
0,333993 0,378566 0,402702 0,417329 0,436037
370,7879 575,0266 401,8286 391,4378 333,1901
30%
0,407860 0,355484 0,362939 0,346291 0,368326
1816,309 571,9133 346,8861 244,0743 241,1934
40%
0,334488 0,343485 0,336907 0,326827 0,334488
195,2870 495,2299 270,4904 203,4703 195,2870
50%
0,353134 0,307061 0,299610 0,310089 0,304895
504,8168 26,17534 190,6189 155,5280 136,6857
60%
0,373188 0,296201 0,290331 0,306730 0,332365
378,0507 301,7020 163,3964 143,6213 169,6638
70%
0,311830 0,277591 0,281472 0,281871 0,283232
203,5536 207,7682 119,5978 102,4723 101,1337
80%
0,289872 0,267046 0,270168 0,232007 0,323985
174,0229 155,4032 102,9376 42,49982 155,6052
90%
0,251919 0,258602 0,264365 0,272833 0,251919
59,44370 144,4898 89,18861 80,44415 59,44370
100%
0,251238 0,203370 0,247354 0,119940 0,303418
34,33798 19,18014 40,56325 0,175040 79,19211
Table 3.6:  and  Weibull distribution values to estimate the distance parameter for
ReiserFS
(a) Ext2 le system (b) Reiser le system
Figure 3.15: qq-plot of distances between bunches for les between 100KB-1MB and 80%
disk ratio
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The main advantages provided by parallel le systems include a global name space,
scalability, and the capability to distribute large les across multiple nodes. In a distributed
environment, large les are shared across multiple nodes, making a parallel le system well
suited for storage systems. Some examples of parallel le systems found in literature are:
Vesta [CF96], PVFS [CIRT00], GPFS [GPF09], and Expand [CCC+03].
SIMCAN provides a general schema for modeling a generic parallel le system. This
schema is showed in gure 3.16. Although this gure shows only one computing node,
models of parallel le systems can support a high number of computing nodes. Basically,
the idea is to provide a generic customizable schema, with the purpose of that each user
can model the required parallel le system with a concrete behavior.
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Figure 3.16: Basic schema for modeling a parallel le system in SIMCAN
This schema consists of next set of components, which can be programmed in order
to simulate a concrete parallel le system:
 Client-side parallel FS. This component is in charge of locating the I/O nodes that
contains the requested data. Then, when this component receives requests from appli-
cations, those requests are processed and sent to the corresponding I/O nodes.
 File system client daemon. This component receives requests from the client-side
parallel FS. The objective of this component is to send those requests to the corre-
sponding I/O node through the communication network.
 File system server daemon. This component receives requests from the le system
client daemon. The objective of this module is to send the received requests to the
local le system component, in this case the server-side parallel FS.
 Server-side parallel FS. This component is in charge of accessing data in the local
node where it is hosted. This component receives requests from le system server
daemon, which are performed in the local storage system.
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This schema of a parallel le system involves two kinds of nodes: a set of nodes in
charge of storing data, called I/O nodes, and a set of nodes that access to such data, called
computing nodes. Thus, I/O nodes contain server-side le system and le system server
daemon. Otherwise, computing nodes contain client-side le system and le system client
daemon. Both daemons are used with the purpose to provide a homogeneous method for
using the complete API provided by the simulation platform. Then, those daemons can be
customized without making dicult its programming.
Currently, SIMCAN implements a basic parallel le system model. This model is
targeted to build a unied le space using a set of I/O nodes for storing data. Thus, each
le in this le space is partitioned in slices, which are distributed among a set of I/O
nodes. Then, the objective is to maintain all les distributed in several I/O nodes in order
to allow the access to several parts of each le in parallel. This parallelism is obtained
when the parts to be accessed are stored in dierent I/O nodes. The number of slices of a
given le depends directly of the stride size used for partitioning such le, which is totally
customizable. Thus, both parallelism for accessing parts of the same le, and accessing
parts of dierent les can be achieved.
The distribution of les along the I/O nodes is transparent for applications. Also, the
algorithm used for distributing the slices of each le depends of each system. This proposed
model uses a hash function in order to calculate the I/O node that contains the rst slice
of a given le, and then using a Round-Robin algorithm for locating next slices. The main
objective of the hash function is to provide the maximum level of distribution among I/O
nodes, because the greater level of distribution, the greater probability in order to obtain
parallelism.
A hash function that provides a good distribution consists on using the name of the
corresponding le involved in the data request. This function is used in the Expand le
system [CCC+03], which is used for calculating the I/O node that stores the rst slice of
a given le. Formula 3.5 shows this function.
firstNode =
i=strlen(fileName)X
i=1
fileName[i] mod numIOnodes (3.5)
where fileName[i] is the i-th character of fileName, and numIOnodes is the total
number of I/O nodes. Thus, the algorithm used in the client-side parallel FS for translating
data requests in the corresponding set of requests sent to the server-side le systems, is
showed in algorithm 6.
This provided model of a parallel le system uses general purpose le systems, like
Ext2 and Reiser FS, for modeling the server-side le system component. Therefore, this
component is modeled using the techniques described in section 3.3.3.2. Moreover, this
model does not use metadata because each slice of any le can be calculated using both
the previously described function and the Round-Robin algorithm.
3.3.3.3 Volume Manager
Volume manager is a software component in charge of performing read and write operations
of data blocks, sent from le systems. Basically, this component receives data block requests
from le system and it must locate the requested data for performing the corresponding
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Algorithm 6 Algorithm for locating each slice of a given le request
Require: strideSize; numIOnodes; fileName; offset; and dataSize.
Ensure: A set of requests to the corresponding I/O nodes.
// Calculates the rst slice of current request
1: firstSlice offsetstrideSize
// Calculates where is stored the rst slice of current request
2: firstIOnode (firstNode(fileName) + firstSlice) mod numIOnodes
// Initializes local variables
3: dataRemaining  dataSize
4: currentSlice firstSlice
5: currentNode firstIOnode
// For each slice involved in current request
6: while (dataRemaining > 0) do
7: sendRequest(IONodecurrentNode; currentSlice)
// Update variables for next request
8: dataRemaining  (dataRemaining   strideSize)
9: currentSlice currentSlice+ 1
10: currentNode ((currentNode+ 1) mod numIONodes)
11: end while
operation. In SIMCAN, a volume manager is modeled using three components: data block
cache, data block scheduler and block manager.
The data block cache is a component in charge of storing disk data blocks in a cache
memory. This memory manages disk data blocks, at opposite of the memory described in
section 3.3.2.2, which is in charge of managing le data blocks. In most systems, usually
only one of those memories is enabled. However, in this simulation platform those memories
are fully customizable, and the user is in charge of conguring them for simulating the
corresponding architecture.
The model of this memory is the same that the disk cache described in section 3.3.2.2.
Therefore, algorithms 3 and 4 are used in this component for accomplish its purpose. The
main objective of this component is to maintain in memory the most frequently used disk
data blocks managed by the volume manager. Then, those blocks requested from the le
system that are stored in this cache, will be processed in this module, performing much
faster the incoming requests from le system. The rest of blocks of incoming requests
will be send to the data block scheduler. However, this cache can be enabled or disabled,
depending of the requirements of the modeled architecture. In the case of disabling this
component, all requests will pass through directly to the data block scheduler.
Second component in the volume manager is the data block scheduler. The main
purpose of this component is to schedule the data block requests that are not stored in
the data block cache. Depending of the modeled architecture, this component can use the
appropriate strategies for scheduling data block requests, like FIFO, elevator algorithm,
and CSCAN. However, this module can also be enabled or disabled depending on the
requirements of the modeled architecture. As occurs with the data block cache, if this
component is disabled, then all incoming requests will pass through directly to the next
component, which in this case is the block manager.
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Finally, the block manager is in charge of redirecting the incoming data block requests
to the disk that contains such data. This module can be congured for modeling a wide
range of architectures. For example, if the storage system contains a single disk drive, this
component will send directly all requests to that disk. When several disks are used, this
component can be congured for using a set of disk drives as a single volume. Moreover,
this module can be also congured to act like a RAID system. For example, in a RAID
level 1 (Mirroring) this module calculates the disks where each block is stored and the
corresponding mirror disk. At opposite of the block cache and block scheduler modules,
this module cannot be disabled.
3.3.3.4 Disk drives
In SIMCAN a disk is the component in charge of calculating the amount of time needed for
reading and writing data blocks. The denition of how a disk drive is modeled in SIMCAN
was previously described in section 3.3.3.2.
In this thesis, three dierent approaches are described for modeling and simulating
disks in the SIMCAN simulation platform.
First approach consists on using a xed value for the bandwidth of read and write
operations, which are measured in MB/s. Then, given a disk d with read bandwidth dread,
the amount of time (in seconds) needed for read x bytes is calculated using equation 3.6.
timeread(disk; x) =
x
diskread  106 (3.6)
Similarly, given a disk d with write bandwith dwrite, the amount of time (in seconds)
needed for write x bytes is calculated using equation 3.7.
timewrite(disk; x) =
x
diskwrite  106 (3.7)
The main problem of this method is the poor accuracy obtained, because this method
does not take into account the position of each block along the disk surface, but the number
of bytes to be processed. The main advantage of this method is the high speed of simulation
and the simplicity to be implemented.
The second approach consists on using the linear interpolation technique for calculat-
ing the access times of each data request. Basically, the idea of this approach is to execute
a benchmark for gathering relevant information of the disk to be modeled, by calculating
access times using a set of pre-dened parameters. Then, using the linear interpolation
technique with that information gathered from the disk, each disk request can be calcu-
lated.
The information obtained from the benchmark consists of a set of access times cal-
culated using 2 parameters: the size of the data requested in the current operation, and
the distance (measured in number of disk blocks) between the last block processed in the
previous operation and the rst block processed in the current operation. Thus, the bench-
mark is executed twice. In the rst execution, the benchmark calculates access times for
read operations. Similarly, in the second execution the benchmark calculates access times
for write operations.
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Due to calculating the access times for all possible combinations of data size and dis-
tance between processed data is impractical, a set of pre-dened sizes for those parameters
are used. Basically, those sizes goes from 512 bytes to 1 Gigabyte, using sizes multiple of
2, such that: 512 bytes, 1 Kilobyte, 2 Kilobytes, 4 Kilobytes, ..., 1 Gigabyte.
Therefore, if a disk request match with the values used for calculating the corre-
sponding access times, the response is immediate because this result has been previously
calculated by the benchmark. Otherwise, the linear interpolation technique, the informa-
tion obtained by the benchmark and the parameters of current operation are used for
calculating the access time of such operation.
Algorithm 7 shows the algorithm of the benchmark executed for gathering the needed
information of the disk to be modeled. Once this benchmark is executed, algorithm 8 is
used for calculating the time spent on performing a disk request.
The linear interpolation, showed in gure 3.17 can be calculated using equation 3.8.
li(x; x1; x2; y1; y2) = y = y1 + (x  x1) y2   y1
x2   x1 (3.8)
Figure 3.17: Linear interpolation chart
Finally, last approach consists on using a diskSim model. DiskSim [BSSG08] is a
disk simulator which models with a very high level of detail the behavior of disk drives.
Then, a disk model is included in the SIMCAN simulation platform for simulating the
corresponding disk model. Moreover, solid state disks can be simulated using diskSim.
3.3.4 Strategies for modeling the network system
In SIMCAN, the network system let the nodes of distributing systems to interchange data
through a communication network. Usually, this communication network consists of a set
of communication devices and network links. Then, the topology of a distributed model
can be dened as a non-directed graph G = fV;Eg such that V is a nite set that contains
the nodes and communication devices in the distributed system, and E represent the
link between two components that are connected in the model. For modeling the network
system, two dierent approaches are described in this section.
First approach consists on calculating the time spent for sending a message msg of
size bytes from node nodeA to node nodeB. This calculation is made based on the path
crossed by msg from NodeA to NodeB, which involves a set of communication links and
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a set of communication devices. For calculating this path, the Dijkstra's shortest path
algorithm is used [Dij59]. Then, applying this algorithm, the shortest path for sending a
message from nodeA to nodeB, both contained in G will generate a graph G0 that contains
a set of vertex V 0 2 V and a set of edges E0 2 E, such that:
Dijkstra(nodeA; nodeB; G) = G
0
Each link 2 E has associated two features that characterizes such communication link
in the network: latency (measured in s) and bandwidth (measured in MB/s). Similarly,
each component 2 V has associated a latency or processing time (measured in s) that is
the amount of time spent by a component in the model to gure out where to forward a
data unit. Those features are congured by the user in the simulated environment, which
can be obtained from the public features of real components. Then, the time spent for
sending a message msg of size bytes from node nodeA to node nodeB can be calculated
using equation 3.9.
time =
jV 0j 1X
i=0
V
0
iCPU  10 6 +
jE0j 1X
i=0
E
0
ilatency +
msgsize
E0ibandwidth
 106 (3.9)
where V
0
iCPU is the time needed for processing the message in each communication
device reached by msg, E
0
ilatency is the latency time for each link crossed by msg, msgsize
is the size of the message sent, and E
0
ibandwidth is the bandwidth of each link crossed by
msg.
The advantage of using this approach is performance, because only few calculations
are needed for estimating the time for a message to be sent from one node to another. The
disadvantage of using this approach is the poor accuracy obtained. One of the main causes
of this lack of accuracy is that congestions produced in the network are not calculated. This
occurs because this method does not consider the amount of messages that are currently
being sent through the network, but the time needed for sending each message from a
source node to a destination node.
The second approach for simulating the network is to use the INET framework. This
method is more complex and detailed. This framework contains modules for simulating
completely a network system, including network protocols like TPC or UPD. The main
advantage of this method is the high level of accuracy obtained, because all elements that
compose a network are simulated. However, the main drawback is performance, because
this high level of detail needs a considerably CPU power to be calculated.
The INET framework provides a set of modules such as routers, switches and network
protocols, for building a wide range of networks. Thus users can build several network
architecture models like LAN (Local Area Networks) and WAN (Wide Area Network).
Moreover, those networks can be congured as wired and wireless networks.
In order to ease the development of new applications in SIMCAN, a set of calls for
managing remote connections has been included into the API module in SIMCAN. Thus,
a great asset of this module is that the simulated application has not to know the method
used for simulating the network, due to it is transparent to the application, because the
same API is used for connecting each simulated application with the network system.
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Algorithm 7 Benchmark used for gathering information of the disk to be modeled
Require: Disk drive disk to be modeled
Ensure: Two-dimensional array with the access times for read and write operation in disk
// Initializing
1: MAX_SIZES  23
2: sizes[0]  distances[0]  0
3: sizes[1]  distances[1]  512
// Building array with data sizes and distances
4: for (i=2; i<MAX_SIZES; i++) do
5: sizes[i]  sizes[i-1] * 2
6: distances[i]  distances[i-1] * 2
7: end for
// Get access times for read operations
8: for all (currentSize 2 sizes) do
9: for all (currentDistance 2 distances) do
10: offset random(0; sizeOf(disk))
11: timetotal  0
12: iteration 0
13: while (iteration < MAX_ITERATIONS) do
14: timestart  getT ime()
15: read(disk; offset; currentSize)
16: timeend  getT ime()
17: offset offset+ currentDistance
18: iteration iteration+ 1
19: timetotal  timetotal + (timeend   timestart)
20: end while
21: timesread[currentSizeindex][currentDistanceindex] timetotalMAX_ITERATIONS
22: end for
23: end for
// Get access times for write operations
24: for all (currentSize 2 sizes) do
25: for all (currentDistance 2 distances) do
26: offset random(0; sizeOf(disk))
27: timetotal  0
28: iteration 0
29: while (iteration < MAXITERATIONS) do
30: timestart  getT ime()
31: write(disk; offset; currentSize)
32: timeend  getT ime()
33: offset offset+ currentDistance
34: iteration iteration+ 1
35: timetotal  timetotal + (timeend   timestart)
36: end while
37: timeswrite[currentSizeindex][currentDistanceindex] timetotalMAX_ITERATIONS
38: end for
39: end for
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Algorithm 8 Calculates access time to disk using linear interpolation
Require: operation; datasize; dataoffset; timeArrayread; timeArraywrite
Ensure: timereq
// Initializing
1: MAX_SIZES  23
2: sizes[0]  distances[0]  0
3: sizes[1]  distances[1]  512
// Building array with data sizes and distances
4: for (i=2; i<MAX_SIZES; i++) do
5: sizes[i]  sizes[i-1] * 2
6: distances[i]  distances[i-1] * 2
7: end for
// Get higher and lower indexes for the data request in the size array
8: indexx1  getLowerIndexForSize(sizes; datasize)
9: indexx2  getHigherIndexForSize(sizes; datasize)
// Get higher and lower indexes for the data request in the distance array
10: indexy1  getLowerIndexForDistance(distances; dataoffset)
11: indexy2  getHigherIndexForDistance(distances; dataoffset)
// Calculating linear interpolation for lower index values
12: auxResulta  li(dataoffset; distances[indexy1]; distances[indexy2];
timeArrayoperation[indexx1][indexy1]; timeArrayoperation[indexx1][indexy2])
// Calculating linear interpolation for higher index values
13: auxResultb  li (dataoffset, distances[indexy1], distances[indexy2],
timeArrayoperation[indexx2][indexy1], timeArrayoperation[indexx2][indexy2])
// Calculating linear interpolation for obtaining the access time for current data request
14: timereq  li(datasize; sizes[indexx1]; sizes[indexx2]; auxResulta; auxResultb)
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3.4 SIMCAN API module
The API module plays a very important role in the component that simulates an operating
system. Basically this module contains a set of system calls which are oered as an API
(Application Programming Interface) for all applications executed in a SIMCAN node. A
system call is the mechanism used by applications to request a service from the operating
system. Thus, those system calls provide the interface between applications and the opera-
ting system (see gure 3.3). Moreover, researchers can write applications to be simulated
in SIMCAN using this API.
This API is totally implemented inside the API module. Also, this API determines
the vocabulary and calling conventions that the applications should employ to use the
operating system services, including the specication of the corresponding interfaces.
In order to maintain a certain degree of compatibility, this API pretends to be a subset
of POSIX. POSIX is the name of a family of related standards specied by the IEEE, which
denes an API that allows a wide range of common computing functions to be written,
such that they may operate on many dierent systems. The API provided by SIMCAN
through the API module is shown in listings 3.1, 3.2, 3.3, and 3.4.
Following, grouped by system, all operations provided by the API module in SIMCAN
are listed:
Listing 3.1: Functions provided by the API of the computing system
1 void simcan_request_cpu ( long i n t numInstruct ions ) ;
Basically the computing system manages a list of all received request from the appli-
cations and deliver each one to the corresponding CPU. The CPU can contain one or more
CPU cores. Thus, all computing units are controlled by this system.
Listing 3.1 oers an interface for using the CPU service. Basically applications which
request CPU processing must invoke the simcan_request_cpu function and specify the
corresponding amount of instructions to be executed, measured in MIs (Million Instruc-
tions).
Listing 3.2: Functions provided by the API of the memory system
1 void simcan_request_allocMemory ( i n t memorySize , i n t r eg i on ) ;
2 void simcan_request_freeMemory ( i n t memorySize , i n t r eg i on ) ;
The main task of the memory system is to assign the corresponding amount of mem-
ory to each application that requires it. Thus, this module receives requests for memory
allocation and calculates where and how this memory has to be assigned. This feature is
very useful for analyzing the amount of memory used for each application, especially in
large distributed environments.
In order to interact with the memory system, applications must use the interface
specied in listing 3.2. Basically this interface consists of two functions. First function,
called simcan_request_allocMemory, is in charge of allocating memory. Second func-
tion, called simcan_request_freeMemory, is in charge of freeing the previous allocated
memory. Parameter memorySize indicates the amount of memory required (measured in
bytes) to perform the corresponding operation. Parameter region indicates the region of
memory involved in this operation (see section 3.3.2).
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Listing 3.3: Functions provided by the API of the storage system
1 void simcan_request_open ( char* f i leName ) ;
2 void simcan_request_close ( char * f i leName ) ;
3 void simcan_request_create ( char* f i leName ) ;
4 void simcan_request_delete ( char* f i leName ) ;
5 void * simcan_request_read ( char* f i leName , unsigned i n t o f f s e t , unsigned i n t s i z e ) ;
6 void * simcan_request_write ( char * f i leName , unsigned i n t o f f s e t , unsigned i n t s i z e )
;
The storage system is in charge of managing all accesses to data. The set of functions
showed in listing 3.3 oers an interface to interact with the storage system, which basically
consists of a set of functions for managing les.
Functions simcan_request_open and simcan_request_close are in charge of open-
ing and closing respectively a le given its name.
Functions simcan_request_create and simcan_request_delete are in charge of cre-
ating and removing respectively a le given its name.
Finally, functions simcan_request_read and simcan_request_write are in charge of
reading and writing respectively data in the le specied in the parameter called leName.
The amount of data to be read or written is specied in the parameter size. Finally, the
parameter oset species the starting point in the le where requested data is processed.
Listing 3.4: Functions provided by the API of the network system
1 void s imcan_request_createListenConnect ion ( i n t l o ca lPor t , s t r i n g type ) ;
2 void simcan_request_createConnection ( s t r i n g destAddress , i n t destPort , i n t id ,
s t r i n g type ) ;
3 void simcan_request_sendDataToNetwork (SIMCAN_Message *sm , i n t id ) ;
4 void simcan_request_receiveDataFromNetwork (SIMCAN_Message *sm , i n t id ) ;
The network system is in charge of managing connections with other applications
located in remote nodes, and also processing both the received and sent packets. The
network system API is showed in listing 3.4. Using this interface, applications can manage
connections with remote nodes. Moreover, those applications are able to send and receive
data through the network.
Function simcan_request_createListenConnection creates an incomming connec-
tion. Otherwise, function simcan_request_createConnection establishes a connection
with a remote application. For instance, applications that act like a server will use the
rst function, and client applications will invoke the latter function in order to establish
the corresponding connections.
In order to send and receive data, functions simcan_request_sendDataToNetwork
and simcan_request_receiveDataFromNetwork must be used respectively. First func-
tion is in charge of sending data from the application that invokes this function to a remote
application specied in the message sm. Second function is in charge of receiving data from
a remote application specied in the message sm.
Besides functions provided by this API, SIMCAN also provides a high level layer for
developing distributed applications. This layer is placed in the application component and
provides standard interfaces for executing distributed applications. Currently SIMCAN has
implemented an interface for executing MPI applications.
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3.5 Incerasing the functionality of SIMCAN
One of the main design objectives of SIMCAN is to create an open simulation platform,
which can increase its functionality by adding new components and simulators to its reposi-
tory. Therefore, as the repository of SIMCAN becomes larger, the coverage of the simulated
architectures using SIMCAN increases as well. This task can be done using two dierent
methods:
 Adding new components to the repository of SIMCAN.
 Adding new or existing simulators to the repository of SIMCAN.
In this section, those methods are described in detail.
3.5.1 Developing new components in SIMCAN
The current version of SIMCAN provides a wide set of developed components in order
to build Simulated Environments. Although using those components a great variety of
architectures can be modeled and simulated, the design of this simulation platform let
users add its own new components to the repository of SIMCAN. Thus, new environments
with more specic congurations can be built.
Usually, adding new components to a simulation platform entails some constraints.
As occurs in real world, new added modules have to respect predened interfaces because
this is the only way that let new modules to communicate with the existing ones.
The basic structure of SIMCAN is a set of modules that send and receive messages
among themselves. Those modules send and receive messages across several predened
connections congured between such modules. Those connections set up a network that
simulates the desired architecture. Initially, if two modules are connected through a link,
those modules can interchange messages.
Those message objects have attributes, which some of them are used by the simulation
kernel, and the rest are provided just for the convenience of the simulation programmer.
Figure 3.18 shows the Message class hierarchy used in SIMCAN. Currently, there are four
concrete message classes, where each class is used for the corresponding system:
 SIMCAN_CPU_Message is used in the computing system.
 SIMCAN_Memory_Message is used in the memory system.
 SIMCAN_IO_Message is used in the storage system.
 SIMCAN_NET_Message is used in the network system.
All those classes inherit from the parent class SIMCAN_Message. Moreover, each
message class has a list of operations associated. Those operations match with the functions
provided with the corresponding API (see listings 3.1, 3.3, 3.4, and 3.2).
Therefore, when a new component is developed, there are basically 3 methods for
managing messages:
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SIMCAN_CPU_Message SIMCAN_Memory_Message
SIMCAN_Message
SIMCAN_NET_Message SIMCAN_IO_Message
Figure 3.18: SIMCAN message hierarchy
1. Using one of the existing message types shown in gure 3.18.
2. Creating an specic message class for one of the four basic systems in SIMCAN,
which inherits from one of the four message class system shown in gure 3.18.
3. Creating a new message type which has to inherit from the parent class.
The ability of a simulation platform to model such systems is constrained by a number
of factors, including the capacity to accommodate large system models. In this case, those
constraints consist on the way dierent components interchange messages. In other words,
the component's interface. Thus, each component contains an interface that is perfectly
dened by the message types and the list of operations that the corresponding component
is able to manage.
Each system has its own interface (CPU, Storage, Memory, and Network) thus, each
component that requires performing a request to a concrete system must respect the cor-
responding interface.
Figure 3.19 shows an example where several components interchange messages. Solid-
lined boxes represent components and broken-lined boxes represent the interface of such
components. Those interfaces contain both the message types that the component is able
to manage and the corresponding list of operations. This example shows that an appli-
cation sends four messages to the API module. Message_1 contains an open_connection
operation, Message_2 contains a read_data operation, Message_3 contains a processing
operation and Message_4 contains an allocating memory operation.
API module can receive four types of messages, one for each system previously de-
scribed (see gure 3.18). Otherwise, all messages sent by the applications are the higher
at the hierarchy (SIMCAN_Message). When the API receives a message, it makes the
corresponding cast in order to send that message to the corresponding system.
Then, once Message_1 arrives to API module, a corresponding cast will be made to
the class SIMCAN_NET_Message and will send this message to Network Service system.
Following, API module performs a cast of message Message_2 to SIMCAN_IO_Message,
and then this new message is sent to the storage system. The same goes to Message_3
and Message_4, when those messages arrive to API module, this module performs the cor-
responding casts to SIMCAN_CPU_Message and SIMCAN_Memory_Message respec-
tively.
In summary, if a new component fulls the corresponding interface, this new compo-
nent will t perfectly in the simulation platform. Those new components have to follow
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Figure 3.19: Example of module interface
several rules in order to be adapted well in the simulation platform. Those rules are the
component interface, which is dened by the list of messages and operations this component
can send and receive.
3.5.2 Adding new simulators to the SIMCAN framework
In this section is described the process for using an existing simulator to simulate a corre-
sponding component. The main advantage of using existing simulators is that researchers
do not have to care about coding the logic of the simulation, because that is provided by
the simulator itself. Then simulators used in simulated environments require to be com-
municated with SIMCAN. This communication is performed using a wrapper.
A wrapper is a module, placed between the simulator and the components that need
to use the simulator, which is in charge of establishing a communication between them.
Thus, each request received in the wrapper can be processed and translated to invoke the
corresponding function in the simulator. Figure 3.20 shows the process since the message
request arrives to the wrapper module, until the response message is sent back.
First, a component sends a request message to the wrapper (1). This message has to
be processed and translated in order to invoke the corresponding function in the simulator
(2). Then, the corresponding function in the simulator library is invoked (3). When the
simulator has processed the request, a result value is returned (4). This result value is
processed and translated to a response message (5). Finally, this response message is sent
back to the component that performed the initial request (6).
Figure 3.21 shows how a new simulator can be added to the SIMCAN repository.
Basically there are two methods: using a static library or using a dynamic library.
Using a static library (see gure 3.21.a) requires compiling the entire framework. Then,
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Figure 3.20: Example of a wrapper behavior that interacts with an external simulator
functions provided by the simulator can be invoked from every component in the repository
of SIMCAN. The second method consists on using a dynamic library (see gure 3.21.b),
which will be included by the wrapper module in order to invoke the functions provided
by the simulator.
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SIMCAN
Framework
a) Including a simulator as a static library b) Including a simulator as a dynamic library
Figure 3.21: Methods for adding a new simulator to the repository of SIMCAN
3.6 Summary
In this chapter has been presented a proposal of a new simulation platform for creating
simulation models that represent both real distributed system and applications.
The main contribution of this proposal is the possibility of modeling large systems by
dening and conguring each one of the four basic systems independently. Therefore, users
can focus the simulation in the parts they consider important and relevant for the corre-
sponding research. Thus, large simulation models can be executed faster than simulating
a complete system with a very high level of detail.
Finally, several methods for increasing the functionality of this simulation platform
are proposed. Basically those methods consist on adding new components and simulators
to the repository of the simulation platform.
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Chapter 4
Modeling and Simulating computer
architectures in SIMCAN
Creating simulated environments for distributed systems used to be a tedious and time-
consuming task. Basically this process consists on writing conguration les that contains
both the denition of the components involved in the simulation, and a list of parameters
that characterizes each one for a specic purpose.
Moreover, the greater the size of the system to be modeled, the higher the complexity
for modeling it. Due to this, creating those kinds of simulated environments requires a
considerable amount of time and eort to be accomplished. The diculty increase when
adapting the simulation to be executed in a parallel environment because the components
of the simulation must be grouped into parallel partitions as balanced as possible.
In this chapter, the process for creating simulated environments in SIMCAN is de-
scribed in detail. Moreover, some proposed strategies for both ease this process and au-
tomatically accomplish the parallelization of those kinds of simulated environments are
presented. Finally, the usefulness of those strategies by modeling real environments and
showing their performance is presented.
4.1 Conguring simulated environments in SIMCAN
Usually, the task of modeling a simulated environment consists on dening and conguring
a set of modules that represent components of a concrete real system. Depending on the
conguration of each component, the overall system behavior will be modeled to a concrete
purpose.
In SIMCAN, the denition and conguration of a modeled environment is divided
in three dierent levels, each one with a corresponding level of abstraction. Thus, the
greater level of conguration, the higher level of detail required in order to accomplish the
conguration of such level. At least, conguring level 1 and level 2 are mandatory in order
to dene a simulated environment. Otherwise, conguration corresponding to level 3 are
only used for modeling and simulating complex environment congurations, which is only
needed in some environments that requires a high level of detail and customization.
Following, those three levels of conguration are described:
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 Level 1 consists of the denition of the system corresponding to the environment to
be modeled. Basically this level contains a list of all components, with their corre-
sponding connections, involved in the environment to be modeled.
 Level 2 consists of the conguration of each component dened in level 1. This con-
guration basically consists in assigning values to the set of parameters of each com-
ponent, in order to customize the behavior of the simulated environment.
 Level 3 consists on additional conguration les for customizing specic components
that require it. In most cases those les are used in components that model a system
with high level of detail, like parallel le systems.
Level 1 represents the higher level of abstraction (lower detail) in the model. Essen-
tially, this level contains the description of the system to be modeled, which includes a set
of components involved in the system and the connections between them. This descrip-
tion is specied in a plain text le using the NED language, which facilitates the modular
denition of a distributed system. The channels and modules of a given system descrip-
tion can be reused in another model. Moreover, NED les can be loaded dynamically into
simulation programs, or translated into C++ by the NED compiler and linked into the
simulation executable.
Level 2 represent the customization of the level 1, which basically consists on cus-
tomizing the behavior of each component in the model. As occurs with level 1, this level is
completely dened using one plain text le where each parameter of all components in the
model is congured. Parameters may be used to customize the behavior of each module,
and to parameterize the model topology.
Parameters can take string, numeric or boolean values, or can contain XML data
trees. Numeric values include expressions using other parameters and calling C functions,
random variables from dierent distributions, and values input interactively by the user.
Numeric-valued parameters can be used to construct topologies in a exible way. Within a
compound module, parameters can dene the number of sub-modules, number of gates, and
the way the internal connections are made. The number of parameters used to congure
each environment gives the level of detail of the corresponding environment. Thus, the
more detailed the model is, the higher number of parameters is needed for conguring each
model and more accurate will be the simulation.
Finally, level 3 represents the higher level of detail in the model. Although this level
is not required for all models, it can be very useful for modeling complex and very detailed
systems. This level is oriented toward customization of specic architecture congurations,
which require a high level of detail to be modeled. At this moment, the SIMCAN simulation
platform provides only three components that require this level of conguration, which are
following described:
 Servers list le. This le contains a set of IP addresses that belongs to concrete servers
existing in the model. The objective of this le is to enumerate a set of servers that
can be accessed from applications, with the purpose to establish a connection between
the applications that load this le, and the corresponding server existing in this le.
 File system contents. This le contains a list of le names which will be pre-loaded
in the corresponding le system. There are so many cases which we need an initial
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state of the le system. Using this le, a le system can pre-load a list of les before
starting the simulation. In this le are indicated the name of each le and its initial
size.
 I/O redirector le. This le sets up a set of le system partitions. Those partitions
can be local or remote. Thus, when a local request arrives to the I/O redirector
module, this module calculates whether the request belongs to a local le system or,
by the contrary, to a remote le system. This information is loaded from this le by
I/O redirector module.
4.1.1 Proof case: Example of a basic distributed model using SIMCAN
In order to show how an environment can be modeled in the SIMCAN simulation plat-
form, a basic simulated environment has been built. The characteristics of the simulated
environment are listed in table 4.1 and table 4.2. Basically this environment consists of
2 computing nodes, 2 storage nodes and one switch. Those nodes are connected to the
switch through an Ethernet Gigabit network. Figure 4.1 shows the simulated environment
described in table 4.1 and table 4.2.
Computing nodes Storage nodes
Ethernet Gigabit interface Ethernet Gigabit interface
Dual-core processor Tetra-core processor
Hard Disk of 400 GB RAID storage system with 4 disks of 400 GB
A trace player application
Ext2 File System (local FS) Extended 2 File System (local FS)
NFS File system (mounted partition) NFS server
1 GB of RAM memory 8 GB of RAM memory
Latency = 4 us Latency = 4 us
Flushtime = 5 sg Flushtime = 5 sg
Blocksize = 4 KB Blocksize = 4 KB
2 read-ahead blocks 2 read-ahead blocks
Table 4.1: Characteristics of computing and storage nodes
Network
Network bandwidth = 1 Gbps
Network delay = 125 us
MMS (Maximum Segment Size) of 1024 bytes
TCP algorithm = Reno
Window size = 14 KB
Table 4.2: Characteristics of the modeled network
Listing 4.1 contains the le with the denition of the network topology corresponding
to the simulated environment shown in gure 4.1 (level 1). In this environment is dened
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Figure 4.1: Simulated environment
a network that consists of numClients computing nodes and numServers storage nodes
connected to a switch. To interconnect those nodes an Ethernet Gigabit network is used
(lines 1-4). The network is congured with a delay of 125 us and a bandwidth of 1 Gbps.
The number of nodes is congurable by setting the parameters numClients and numServers
(lines 9-10). The congurator module (line 14) sets up the IP addresses to all modules. In
line 20 the switch module used in current network is dened. Line 25 and 27 shows the
vectors that contain computing nodes and storage nodes modules. Finally, all connections
are congured in lines 31-39.
Listing 4.1: Example of network topology
1 channel e t h e r n e t l i n e
2 delay 125 us ;
3 datarate 1000*1000000;
4 endchannel
5
6 module Environment_Example
7
8 parameters :
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9 numClients : numeric const ,
10 numServers : numeric const ;
11
12 submodules :
13
14 configurator : Para l l e lNetworkConf igurator ;
15 parameters :
16 moduleTypes = "EtherSwitch2 SIMCAN_Node" ,
17 nonIPModuleTypes = "EtherSwitch2" ,
18 netmask = "255.0.0.0" ;
19
20 switch : EtherSwitch2 ;
21 g a t e s i z e s :
22 in [numServers+1] ,
23 out [numServers+1] ;
24
25 cl ient : CompleteNode_TCP [numClients ] ;
26
27 server : CompleteNode_TCP [numServers ] ;
28
29 connections nocheck :
30
31 f o r i =0. .numClients 1 do
32 cl ient [ i ] . ethOut++   > e th e r n e t l i n e   > switch . in++;
33 cl ient [ i ] . e thIn++ <   e t h e r n e t l i n e <   switch . out++;
34 endfor ;
35
36 f o r i =0. .numServers 1 do
37 switch . out++   > e th e r n e t l i n e   > server [ i ] . e thIn++;
38 switch . in++ <   e t h e r n e t l i n e <   server [ i ] . ethOut++;
39 endfor ;
40
41 endmodule
Listing 4.2 shows the parameters le corresponding to the modeled environment (level
2). This le is in charge of customizing the network showed in gure 4.1. For practicality
reasons, only the most relevant parts of this le are shown. This le contains a list of pair
(parameter, value) for setting up all modules that make up the simulated environment
shown in gure 4.1. For instance, this le congures a network that consists of 2 computing
nodes (line 2), 2 storage nodes (line 3) and one switch. Each computing node contains 2
CPUs and one hard disk drive (lines 6-7). Disk model is set in line 14. Operating system
in client nodes are parameterized in lines 17-30. Moreover, computing nodes use a main
memory of 1 GB which is congured in lines 26-30.
Storage nodes contain four CPU cores (line 36) and a RAID system with 5 disks (line
37). The block size used in the RAID system is 4KB (line 628). Each storage node contains
a NFS server application listening on port 2049 (lines 40-41). The disk type used is a
diskSim model (line 44). Those nodes contain an Ext2 File system, which is congured in
lines 54-59.
Finally, several parameters for conguring the TCP settings are located in lines 68-70.
Listing 4.2: Example of parameter le
1 [ Parameters ]
2 environment_Example .numServers = 2 ;
3 environment_Example .numClients = 2 ;
4
5 # Cl i en t c on f i g u r a t i on
6 tcp_Network_nfs . cl ient [ * ] . numCPUs = 2 ;
7 tcp_Network_nfs . cl ient [ * ] . numBlockServers = 1 ;
8
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9 # Appl i ca t i ons
10 tcp_Network_nfs . cl ient [ * ] . appModule [ 0 ] . appType = "TracePlayer" ;
11 tcp_Network_nfs . cl ient [ * ] . appModule [ 0 ] . app . t r a c eF i l e = "trace.txt" ;
12
13 # Disk
14 tcp_Network_nfs . cl ient [ * ] . bsModule [ * ] . diskType = "Disk_LI_400GB" ;
15
16 # Operating_System
17 tcp_Network_nfs . cl ient [ * ] . osModule . networkServiceType = "NetworkService" ;
18 tcp_Network_nfs . cl ient [ * ] . osModule . cpuSchedulerType = "CPU_Scheduler" ;
19 tcp_Network_nfs . cl ient [ * ] . osModule . memoryType = "MainMemory" ;
20 tcp_Network_nfs . cl ient [ * ] . osModule . ioRedirectorType = "IORedirector" ;
21 tcp_Network_nfs . cl ient [ * ] . osModule . fsModuleType = "FSModule" ;
22 tcp_Network_nfs . cl ient [ * ] . osModule . vmModuleType = "VolumeManagerModule" ;
23
24 # Memory
25 tcp_Network_nfs . cl ient [ * ] . osModule .memory . latencyTime_s = 0 .000004 ;
26 tcp_Network_nfs . cl ient [ * ] . osModule .memory . flushTime_s = 30 ;
27 tcp_Network_nfs . cl ient [ * ] . osModule .memory . size_KB = 1048576;
28 tcp_Network_nfs . cl ient [ * ] . osModule .memory . blockSize_KB = 8 ;
29 tcp_Network_nfs . cl ient [ * ] . osModule .memory . readAheadBlocks = 2 ;
30
31 . . .
32
33 # Serve r s c on f i g u r a t i on
34
35 tcp_Network_nfs . server [ * ] . numCPUs = 4 ;
36 tcp_Network_nfs . server [ * ] . numBlockServers = 5 ;
37
38 # Appl i ca t i ons
39 tcp_Network_nfs . server [ * ] . appModule [ 0 ] . appType = "NFS_Server" ;
40 tcp_Network_nfs . server [ * ] . appModule [ 0 ] . app . l o c a lPo r t = 2049 ;
41
42 # Block_Servers
43 tcp_Network_nfs . server [ * ] . bsModule [ * ] . diskType = "DiskSim_Disk" ;
44
45 # Memory
46 tcp_Network_nfs . server [ * ] . osModule .memory . latencyTime_s = 0 .000004 ;
47 tcp_Network_nfs . server [ * ] . osModule .memory . flushTime_s = 30 ;
48 tcp_Network_nfs . server [ * ] . osModule .memory . size_KB = 8421376;
49 tcp_Network_nfs . server [ * ] . osModule .memory . blockSize_KB = 8 ;
50 tcp_Network_nfs . server [ * ] . osModule .memory . readAheadBlocks = 2 ;
51
52 # File_System [ 0 ]
53 tcp_Network_nfs . server [ * ] . osModule . fsModule [ 0 ] . fsType = "DI_FileSystem" ;
54 tcp_Network_nfs . server [ * ] . osModule . fsModule [ 0 ] . f s . maxBlocks = 838860800;
55 tcp_Network_nfs . server [ * ] . osModule . fsModule [ 0 ] . f s . d i skRat io = 0 ;
56 tcp_Network_nfs . server [ * ] . osModule . fsModule [ 0 ] . f s . fsType = "ext2" ;
57 tcp_Network_nfs . server [ * ] . osModule . fsModule [ 0 ] . f s . f sBlockSize_b = 4096 ;
58 tcp_Network_nfs . server [ * ] . osModule . fsModule [ 0 ] . f s . preLoadFi l e s = true ;
59
60 # Volume_Manager
61 tcp_Network_nfs . server [ * ] . osModule . vmModule . blockManager . s t r ideS i z e_b = 4096 ;
62
63 . . .
64
65 #_TCP_settings
66
67 ** . tcp . mss = 1024
68 ** . tcp . advertisedWindow = 14336
69 ** . tcp . tcpAlgor i thmClass="TCPReno"
70
71 . . .
Additionally, in this example have been used les corresponding with the conguration
of level 3: server list, le system contents and I/O redirector. Listing 4.3 shows an example
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of servers list le. First line indicates the number of server to be loaded. Each next line
refers to a server, which contains three elds: IP address, listen port and server ID.
Listing 4.3: Example of server list le
1 3
2 1 9 2 . 1 6 8 . 0 . 2 : 9 0 0 0 : 0
3 1 9 2 . 1 6 8 . 0 . 3 : 9 0 0 0 : 1
4 1 9 2 . 1 6 8 . 0 . 4 : 9 0 0 0 : 2
Listing 4.4 shows an example of a le system contents le. First line indicates the
number of les to be pre-loaded in the le system. Each next line refers to a le, which
contains two elds: a le name and a le size (measured in KB).
Listing 4.4: Example of le system contents
1 3
2 / l o c a l / f i l e_1 . dat :1024
3 / l o c a l / f i l e_2 . dat :1024000
4 / remote/ f i l e_3 . dat :512
Listing 4.5 shows an example of an I/O redirector le. First line indicates the number of
entries that the I/O redirector module will load. Each next line refers to a partition, which
contains three elds. First eld is the partition path. Second eld indicates whether the
current partition is local or remote. Third eld indicates the ID, in case of local partition,
this ID refers to the le system. Otherwise, this eld refers to the server ID, which must
be congured in the servers le (see listing 4.3).
Listing 4.5: Example of I/O redirector le
1 2
2 / l o c a l :LOCAL:0
3 / remote :REMOTE:1
4.2 Scaling up modeled environments in SIMCAN
The task of modeling simulated environments used to be a tedious and time-consuming
task. Basically it consists on dening the components involved in the simulation and con-
guring each one for a specic purpose. Thus, the time spent on performing this task is
directly correlated with next three factors:
1. Basic knowledge of the language used for dening the environment: Its complexity
varies with the simulation platform but for regular users is a hard task.
2. Basic knowledge of the components involved in the simulated environment: Its com-
plexity grows with the number of components included.
3. Error correction: Syntax and semantic errors that would appear during rst execu-
tions until they are eliminated with a try-and-error process.
In this section we propose several approaches for speed up and alleviate this task as
far as possible. Those approaches have not been designed for a specic simulation platform,
instead those can be implemented for any simulation platform. Thus, we propose the
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next denitions for modeling each component in a distributed system model. Basically,
components in a distributed system model can be grouped in three categories:
 Nodes: The main elements. They have dierent roles like: computing nodes for pro-
cessing, storage nodes, for managing and store data, etc.
 Communication Devices: Those devices are in charge of interconnecting nodes or
other communication devices through communication links.
 Aggregation modules: Organized groups of system components to ease its deploy and
management. Examples are node boards (a group of nodes with a switch) and racks
(a group of node boards)
Following, in order to describe the process of conguring modeled environments, a
formal notation of the components used to model such environments will be described.
This notation will be used as the basis for developing a proposed algorithm, which is
targeted to organize the steps required for achieving the conguration of the modeled
environments. The main objective of this proposed algorithm is to integrate it in a graphic
tool aimed to ease the conguration of simulated environments, specically to novel users
that are not used to manage simulation tools. This tool, called SIMCAN Scenario Creator
is described in detail in section 4.3.
Another target where this notation can be used, is in the development of a method for
automatically partitioning the graph that represents the architecture of any model. The
main objective of this method is to parallelize the execution of the model automatically.
This is achieved by splitting the whole model in a set of sub-models. Thus, the model can be
simulated in parallel by executing the simulation of each sub-model in a computing node.
Moreover, this algorithm balance the load of each partitioned sub-model, minimizing as
much as possible the number of communications performed between sub-modules in order
to reduce the overhead. Both proposed algorithms are described in the section.
Thus, a component in the system can be a node, a communication device or an ag-
gregation module. At the same time, aggregation modules can also contain nodes and
communication devices. Basically a model is completely dened by:
 A set of components involved in the model.
 A set of parameters that congures each one of the involved components in the model.
 A graph that denes the connections between components in the model.
A model is dened as:
M = fZ;Eg
Such that Z is a nite set of pairs (C;P ), where C contains all components of the
model M , and P contains a set of parameters that congures components of C. Then, Z
can be dened as:
Z = f(Ci; Pi)g8ij(0 < i  jZj)
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Let C be a nite set of components in the system categorized like nodes N , commu-
nication devices D, and aggregation modules A, such that:
C = fN;D;Ag
Let N be a nite set of nodes dened as:
N = f(Ni)g8ij(0 < i  jN j); Ni 2 C
Let D be a nite set of communication devices dened as:
D = f(Di)g8ij(0 < i  jDj); Di 2 C
Let A be a nite set of aggregation modules dened as:
A = ffBig; fRjgg8i; jj(0 < i  jBj); (0 < j  jRj); BiRj 2 C
Let B be a nite set of node boards dened as:
B = f(Bi = (fNjg; Dk)g8ij(0 < i  jBj);8jj(0 < j  jN j);8k(0 < k  jDj);
Nj 2 N;Dk 2 D;8BxBy 2 AjBx \By = ;
Let R be a nite set of racks dened as:
R = f(Bi)g8ij(0 < i  jBj);8RiRj 2 Aj(Ri \Rj = ;)
Let Pi be a nite set of features K such that all K 2 Pi characterizes completely the
component Ci. Then, Pi can be dened as:
Pi = f(Kj)g8jj(0  j < jPij)
Let E be a nite set of pairs of components (cs, ce) such that for all csce 2 C, those
pairs denes connections between components in the model. Then, E can be dened as
E = f(cs; ce)g8s; ejcs; ce 2 C; cs 2 D; (ce 2 D _ ce 2 N)
The topology of a model M can be dened as a non-directed graph G = fV;Eg
such that, V is a nite set of pairs that represents the components of the model that are
interconnected, dened as:
V = f(Ci)=8ijCi 2 C; (Ci 2 N _ Ci 2 D)g
The degree of each vertex of G represents the number of communication links associ-
ated to a corresponding component in the system, which is denoted by:
dG(v) = jNG(v)j8v 2 V
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where NG(v) is the number of neighbors of the vertex v, dened as:
NG(v) = fu 2 V=8(v; u) 2 Eg
Using the notation previously described we propose a strategy that will let users buil-
ding distributed environments easily and quickly. Basically this strategy consists on ob-
taining the basic information from the user and then, creating the corresponding simulated
environments. Algorithm 9 shows the pseudo-code for creating a simulation environment
from the initial information provided by the user, which consists basically in the set Z,
that contains the set of components that will be simulated in the model, and the graph G
that contains the topology of the system.
Algorithm 9 Generating a simulated computer architecture environment
Require: Z = f(C;P )g and G = f(V;E)=8V 2 Eg
Ensure: Output le with the generated model
// Congure each element in the model
1: for i = 0 to i < jCj do
2: if Ci 2 N then
3: writeCongurationForNode (Ci; Pi)
4: else if Ci 2 D then
5: writeCongurationForCommunicationDevice (Ci; Pi)
6: else if Ci 2 A then
7: if Ci 2 B then
8: congureComponentsInNodeBoard (Ci; Pi)
9: else if Ci 2 R then
10: for all Bj such that (Bj 2 Ci) do
11: congureComponentsInNodeBoard (Bj ; Pi)
12: end for
13: end if
14: end if
15: end for
// Establish connections between the corresponding elements
16: for all (u; v) such that (u; v) 2 E do
17: writeConnection (u; v)
18: end for
Algorithm 10 congureComponentsInNodeBoard(Bx; Px)
Require: (Bx; Px)=Bx 2 E ^ Px 2 P ^ (Bx; Px) 2 Z
Ensure: Set of congurations for all components in node Board B
1: for all (Xi; Pi) such that (Xi 2 Bx ^ Pi 2 Px) do
2: if Xi 2 N then
3: writeCongurationForNode (Xi; Pi)
4: else
5: writeCongurationForCommunicationDevice (Xi; Pi)
6: end if
7: end for
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This task becomes harder and more tedious when the number of components involved
in the simulation is huge. In terms of performance, executing simulations with a huge
number of components (hundreds or even thousands) require a lot CPU power and memory.
In order to increase the performance of those kinds of scenarios, parallel simulation can be
a feasible solution. Basically, parallel simulation consists on splitting the model M in a set
of logical partitions, where each partition is in charge of simulating a set of elements instead
of the complete model. Formally, let T be a nite set of partitions, where the number of
logical partitions used for executing the simulation is given by numPartitions, such that:
T = f(Xi)g8ij(0 < i  numPartitions)
Where Xi represent a partition, dened as:
Xi = ffCig \ fEjgg8ij(0 < i  jCj);8j(0 < j  jEj);
8kjCiCk 2 C; (Ci 2 Xi; Ck 2 Xk; Ci \ Ck = ;)
Then, once the model has been completely distributed among partitions, each partition
will be executed in a corresponding host. Thus, the overall simulation performance will be
increased, because a set of hosts are working in parallel and sharing resources such as CPU
and memory for executing the simulation. However, the speedup of parallel simulation is not
linear because the overhead caused for communicating and synchronizing the components
located in dierent partitions produces a drop of performance. Formally, let timelocal (see
equation 4.1) be the time needed for sending a message between two components located
in the same partition, and let timeremote (see equation 4.2) be the time needed for sending
the same message between two components located in dierent partitions, dened as:
timelocal(cA; cB) = time(cA; cB)jcA 2 Xi; cB 2 Xi (4.1)
timeremote(cA; cB) = time(cA; cB)jcA 2 Xi; cB 2 Xj ; cA =2 Xj ; cB =2 Xi (4.2)
Then timelocal << timeremote because hosts use a communication network for inter-
changing messages between them, and this way synchronizing and communicating com-
ponents located in dierent partitions. This process is much costly than sending a mes-
sage between components located in the same host, which usually consists on invoking
a method. This is mainly the cause because the performance of a parallel model is not
increased linearly. Then, a good partitioned model reduces the number of communications
between components located in dierent partitions as much as possible, which is a hard
and complex task.
However, conguring parallel simulations hamper the task of generating simulated
environments, because the user is who has to split and congure by hand each partition
Xi 2 T . Moreover, another factor that adds complexity to this task is the fact of balancing
the distribution of the model among a set of partitions. This balancing consists on adjust
the ratio between the number of components simulated per partition and the number of
communications between partitions.
In order to ease this task, we propose an approach for distributing a model among a
set of partitions, keeping balanced the number of components per partition and the number
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of communications between dierent partitions. With the purpose to accomplish this task,
the user has to provide the graph that contains the topology of the model G, and the
number of partitions used for splitting the model. The result will be a split model ready to
be executed in parallel. Due to the number of communications is directly correlated with
the applications executed in the nodes, it is not possible to maintain a perfect balance until
an exhaustive study of all applications executed in the model is performed. Then, due to
the objective of this work is to ease the task of creating distributed environment models
to be executed in parallel, our approach supposes a uniform number of communications
between nodes. Algorithm 11 shows the pseudo-code corresponding to this approach.
Figures 4.2 and 4.3 shows an example of how a model is distributed among 4 partitions
(T = fX1; X2; X3; X4g), balancing the ratio between the number of components to be
simulated in each partition and the number of communications between dierent partitions.
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Figure 4.2: Model transformation process
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Figure 4.3: Steps for distributing model of gure 4.2.a among 4 partitions
First, the user must provide a model (see gure 4.2.a). Then, this model has to be
divided in domains, where each domain contains a communication device and a set of
nodes directly attached to this communication device (see gure 4.2.b). The purpose of
those domains is to assure that each section of the model where the probability of a high
number of communications can be produced, be executed in the same partition in order
to reduce overhead. Once the model has been divided into domains, then it is transformed
to a weighted graph, where each vertex in the graph represents a domain, and each edge
represents a communication link between two domains (see gure 4.2.c). Each vertex has
associated a number that represents the number of nodes located in that domain. Moreover,
the weight of each edge represents the communications than can be produced directly
between the attached domains.
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The generated graph (see gure 4.2.c) can be dened as an edge weighted graph, that
is, G is a graph G = fV;Eg, together with a weight function  : EG ! < on its edges,
such that V is a set of vertex and E is a set of edges. In this example V = fA;B;C;D;E; Fg
and E = fAD;BD;BE;CE;DF;EFg.
Following, for a better understanding of algorithm 11 some functions used in it are
described. Let  be a function that calculates the number of communications between 2
nodes, such that:
(v;G) =
dG(v)X
i=0
(vu)8u 2 NG(v); (Xi; G) =
X
(vu)8(v; u) 2 E=(i 6= j^v 2 Xi^u 2 Xj)
Let (v) be a function that calculates the number of nodes of a given vertex v, such
that:
(Xi; G) =
X
(v;G)8v 2 Xi
Let (v) be a function that calculates the ratio between the number of nodes and the
number of communications of a corresponding vertex v, such that:
(v;G) =
(v;G)
(v;G)
Let nodesG be the total number of nodes in the graph G, such that:
nodesG =
X
(v)8v 2 V
Let nodesAvgG be the average number of nodes per partition in the whole model,
dened as:
nodesAvgG =
nodesG
jT j
Let commG be the total number of communications in the graph G, such that:
commG =
X
(e)8e 2 E
Let commAvgG be the average number of communiaction in the whole model, dened
as:
commAvgG =
commG
jT j
Let  be a function that calculates how balanced is the model, such that:
(Xi; G) = jnodesAvgG   (Xi; G)j+ jcommAvgG   (Xi; G)j
Then, the balance of T is given by:
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(T;G) =
X
(Xi; G)8Xi 2 T
Function  returns a value that indicates how well partitioned is the model among
the set of partitions T . The closer this value to 0, the better balanced is the model. Then
(T ) = 0 means that the model is perfectly balanced among partitions of T . Basically the
idea is to keep balanced in each partition the ratio between the number of components to
be simulated and the number of communications with dierent partitions. Table 4.3 shows
all steps performed by algorithm 11 to distribute the model of gure 4.2.a. Also, gure 4.3
shows where each one of those domains is placed in a corresponding partition until the
complete model is distributed.
Step X1 X2 X3 X4
add (D, X1) =20,=30,=160 =0,=0,=170 =0,=0,=170 =0,=0,=170
add (E, X2) =20,=30,=160 =20,=210,=140 =0,=0,=170 =0,=0,=170
add (B, X3) =20,=30,=160 =20,=210,=140 =100,=240,=170 =0,=0,=170
add (F, X4) =20,=30,=160 =20,=210,=140 =100,=240,=170 =20,=80,=70
add (C, X2) =20,=30,=160 =50,=160,=60 =100,=240,=170 =20,=80,=70
add (A, X1) =70,=160,=60 =50,=160,=60 =100,=240,=170 =20,=80,=70
Table 4.3: Steps performed for partitioning the model
Initially, a set of vertex with the maximum degree is calculated from G. In this case,
both vertex D and E have a degree of 3. Due to (D) < (E), vertex D is the candidate
to be associated to a corresponding partition, which in this case is X1. Then, vertex E is
associated to partition X2 (see gure 4.3.a).
Due to there is no more vertex with degree 3, then a set of vertex with degree 2 are
calculated (B and F ). Due to (B) < (F ), vertex B is the candidate to be assigned to
a corresponding partition. B is assigned to partition X3 and F to partition X4 (see gure
4.3.b).
Next step consists on calculating vertex with degree 1 (C and A). In order to maintain
balance, vertex C is assigned to partition X2 (see gure 4.3.c) and vertex A is assigned
to partition X1 (see gure 4.3.d). Finally, the model has been distributed in 4 partitions,
keeping balanced the number of components per partition and the number of communica-
tions between partitions. The ratio between number of components and number of remote
communications is 0.43 for X1, 0.31 for X2, 0.41 for X3 and 0.25 for X4, which indicates
a good partitioning.
4.3 The SIMCAN Scenario Creator tool
The strategies described in section 4.2 have been implemented in a tool called SIMCAN
Scenario Creator. This tool is a GUI-based Java application targeted to manage and gen-
erate models for the SIMCAN simulation platform. The main goal of this tool is two-fold.
First, hiding all low-level details, including the language used for implementing compo-
nents and creating simulated environments. Second, ease the generation and customization
of distributed system models. Following, the main features of this tool are described.
 Automatic browsing and loading of the simulator's core modules.
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 Generation and management of main building blocks.
 Managing and executing simulations.
4.3.1 Automatic browsing and loading of the simulator's core modules
SIMCAN Scenario Creator provides an intuitive graphical interface for managing simula-
tion models. One of the main assets provided by this tool is that users can load modules
and browsing among them easily by using a graphical interface.
The core engine of this simulation platform is composed by a set of modules, as
was previously described in section 3.2. Those modules are hierarchically nested, where
a module can contain zero or a set of modules. For instance, a node in SIMCAN (see
gure 3.3) contains other modules such as an operating system, a set of applications, a
set of processors, a set of block servers, etc. Each one of those modules contains a list of
parameters, which must be congured for obtaining a concrete behavior of each component.
Due to number of modules existent in the current version of SIMCAN is high, conguring
a distributed system model by hand becomes a hard task, especially for novel users.
For instance, a large system model can contain hundreds of parameters. Traditionally,
users had to write a set of text les (see section 4.1) that contain those parameters and
the denition of each involved component in the model. Moreover, the only way to know
the list of parameters of each module is to read the documentation provided by SIMCAN.
With the purpose of ease this task, and saving time and eort, this application shows
a complete list of modules and parameters automatically. For example, gure 4.4 shows
the modules inside a node (left panel), and the list of modules inside the operating system
module (right panel). Thence, users can see a complete list of components to be modeled.
Once users select a concrete component, this application shows the list of parameters
required for conguring the selected component.
In order to provide the last updated version of this repository, this tool performs scans
into the SIMCAN location to refresh the list of components and providing the last version
of each one. This feature is very useful because the SIMCAN's core engine is updated by
adding, removing or even modifying a module, those changes are automatically reected
in this tool without modifying the source code of this application. This is achieved by
scanning the SIMCAN's core engine and generating a set of XML les. Those les contain
updated information about the modules and their corresponding list of parameters of the
current version of SIMCAN. Thus, those modules with their corresponding parameters are
shown in the GUI automatically, and ready to be congured by users to create simulation
models.
4.3.2 Generation and management of main building blocks
The SIMCAN simulation platform is targeted to model and simulate HPC systems. Thus,
the main building blocks of those systems are: nodes, switches and aggregation components,
like racks (see section 3.2).
Therefore, each system model may consist of dierent instances of those building
blocks, where an instance is a pre-congured building block module with a set of specic
parameter values. In the case of nodes, HPC system models can contain computing nodes
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Figure 4.4: Conguration of a node in SIMCAN
and storage nodes, where each type of node can be congured with a set of specic fea-
tures, like the number of CPU cores, the speed of CPU cores, the amount of memory, the
conguration of le systems, the number of disks, etc. In the case of racks, each type of rack
can be congured for hosting a dierent number of node boards, and a dierent number
of nodes. Finally, in the case of switches, each type of switch can be congured by using a
dierent transmission rate, or a dierent processing time for each processed packet.
Traditionally, each instance of those building blocks is congured by using a set of
parameter values stored in a conguration le. Thence, when users need to use the same
instance in dierent environments, a new conguration le must be rewritten by hand
using the same parameters. This task can be achieved for environments that use a reduced
number of instances, but those users that require a wide range of instances for covering
several architectural congurations have to spend a considerable amount of time to write
by hand the conguration les.
This tool let users manage a repository of the main building blocks to model HPC
systems. This repository contains a set of instances, which can be used for users to build
the required HPC model (see left frame of gure 4.5). Thence, users do not have to rewrite
the same parameters in a conguration le each time they have to use the same instance.
Moreover, those instances are saved to disk in xml les. Thereof, each time a user load a
concrete instance and use it to build a model, the list parameters of the loaded instance is
written to the text conguration le that contains the simulation. Thus, if an instance is
modied, each time the simulation is launched, a new conguration le containing those
changes will be created, and the simulation will use the latest version of the instance.
Those instances can be used both for building a simulation model and to generate new
instances by modifying some parameters. The most typical case is to use an instance of a
node and to modify the set of applications to be executed in this node (see gure 4.6).
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Figure 4.5: Managing a repository of main building blocks
Figure 4.6: Conguring a set of applications simulated in a node
4.3.3 Managing and executing simulations
Finally, another important feature of this application is the possibility of designing graph-
ically the topology of the system to be modeled. This is basically how the components
involved in the model are connected.
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Traditionally, this topology is dened in text les using module pairs to represent a
connection, which hampers the visualization of the model. Basically, each pair of modules
represents that those modules are connected in the system. Moreover, the denition of
this connection can be parameterized using the corresponding list of parameters such as
bandwidth, transmission delay and error rate (see gure 4.7).
Figure 4.7: Conguring connections between modules
Thence, users can visualize easily the architecture of the model and perform changes
quickly just using the drag-and-drop actions in the GUI, which is much easier and faster
than performing those changes in text les by hand.
Furthermore, this application performs a validation of the model created by users.
Once the model is nished and before creating the conguration les that represent the
model, the validation process is achieved in three dierent phases. First, the application
checks that each parameter has been set, due to empty parameters without value generates
an error when the simulation is launched. Second, the application checks the type of each
parameter, due to the type of a parameter can be boolean, integer or string. Although the
GUI indicates users the type of each parameter, it is responsibility of the user to type the
right parameter in each text box. Figures 4.4 and 4.6 show those modules that have not
been congured yet with red background, and those modules that have been congured in
green background. Finally, the application checks that all modules are connected correctly.
A collection of distributed environments can be managed using this tool, which let
users change previously congured scenarios, load and save new created models. For large
distributed models, this tool also provide the possibility to automatically distributing those
models for performing parallel simulations, which saves great amounts of time for users.
Thus, the model is distributed among a set of partitions using algorithm 11 described in
section 4.2. All IPs for nodes involved in the model are generated automatically.
In order to analyze the usefulness of the SIMCAN Scenario Creator, 4 users have built
a distributed model using both the traditional method and this presented tool. Traditional
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Algorithm 11 Automatic partitioned of the model for parallel simulations
Require: numPartitions, G = f(V;E)g and numPartitions
Ensure: T
// Initialization
1: maxDegreeSet  ;
2: currentVertex  ;
// Transform the model into a weighted graph
3: GD  divideModelInDomains (G)
4: G  generateWeightedGraph (GD)
5: Vaux  V
// Assign each domain 2 V to a partition 2 T
6: while Vaux 6= ; do
7: maxDegreeSet  8v 2 V=dG(v) == max(dG(v))
// Calculate the set of vertex with higher degree and lower 
8: currentVertex  8v 2 maxDegreeSet=(v) == min((v))
// Calculate the partition that provides better balance for adding currentV ertex in
9: for all Xi such that (Xi 2 T ^ (0 < i  numPartitions)) do
10: k  min((add(Xi; currentV ertex); G))
11: Xk  add(Xk; v)
12: end for
// Update sets
13: currentVertex  ;
14: maxDegreeSet  remove (maxDegreeSet, currentVertex)
15: Vaux  remove (Vaux, currentVertex)
16: end while
method basically consists on writing the topology of the model using text les. In this case,
two dierent text les are needed, one for dening the topology of the model, and other le
for customize the parameters of each component involved in the model. The environment
to be modeled consists of 4096 nodes and 40 switches. Those nodes contain both storage
and computing systems. Moreover, users have to manually distribute the model in 2, 4, 8
and 16 partitions for performing parallel simulations.
Advance user is a PhD student of Computer Science. This user has a high degree of
expertise in developing components for the SIMCAN simulation platform. Intermediate
user 1 is a Dr. in Computer Science who uses occasionally SIMCAN but they are not used
to develop components for SIMCAN. Intermediate user 2 is a PhD student of Computer
Science who uses occasionally this simulation platform for performing her research studies.
Finally, novel user is a graduate student in Computer Science. This user has one year of
expertise working with simulators, but he did not know SIMCAN at all. Table 4.4 shows
the amount of time spent for each user to create the described distributed model.
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User Create a model by hand Create a model using SIMCAN Scenario Creator
Advanced user 0.45 0.15
Intermediate user 1 4 0.25
Intermediate user 2 3.5 0.2
Novel user 9 0.35
Table 4.4: Amount of time (in hours) needed for creating a large parallel distributed model
4.4 Summary
In this chapter has been described the process for modeling environments using the SIM-
CAN simulation platform.
Moreover, several approaches for creating large distributed models in simulation plat-
forms have been presented. Those strategies also include automatic partitioning of simu-
lated models for performing parallel simulations.
Those strategies have been implemented in a tool called SIMCAN Scenario Creator,
which is targeted to create environments for the SIMCAN simulation framework. Moreover,
this tool demonstrates that users can obtain a good performance by using this tool for
generating large distributed models. Also, those scenarios can be created in less time than
using traditional methods. In some cases, amount of time saved is 25 times less.
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Strategies and SIMCAN facilities for
modeling applications
In order to predict the performance of any system, apart from modeling and simulating
the architecture of such system, the applications to be executed in those systems must
be also modeled and simulated. However, there are several issues that make the modeling
of applications a hard and complex task, like data-dependent computation times, inter-
process communications and synchronization delays, and other architecture-specic timing
information.
In this chapter, three dierent strategies for modeling and implementing applications
in the SIMCAN simulation platform are presented together with some facilities to imple-
ment them. Using those strategies, the simulation of a wide range of applications executed
in the required system can be achieved.
5.1 Introduction
Currently, designers and users of distributed systems have the dicult task of exploiting the
resources that are available in those kinds of environments. The good use of them depends
highly both of the design of the system architecture and the design of the application
to be executed. A wrong system design will not let users exploit totally the available
resources. In the other side, a wrong algorithm won't use the resources appropriately.
In most cases, distributed applications have dierent behaviors on very large scales. It
is required to match the structure of the applications with the structure of the system
architecture where applications will be executed. Evaluating, analyzing and predicting the
performance of those applications in distributed systems is a dicult challenge, due to the
complex interaction between the application characteristics and architectural features.
In order to predict the performance of any system, modeling and simulating the system
architecture is not enough. The application to be executed in the system to be simulated
must be also modeled. However, there are several issues that hamper modeling applications,
like data-dependent computation times, inter-process communications and synchronization
delays, and other architecture-specic timing information.
Even when a good model of a given application has been designed and implemented,
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it must achieve some requirements such as the computational resources needed to be sim-
ulated, and the level of accuracy. The model of a given application that requires high
execution times (for example hundreds or thousand times more than the real execution) is
useless. In some cases, simulation provides high detailed and accurate information of the
system performance, but this alternative can be computationally expensive, often forcing
the simulator to use a less detailed simulation model and achieving a loss of accuracy, with
the purpose of executing the simulation much faster. However, a model that provides a
poor accuracy in the obtained results is useless too.
The key to obtain a good application model is to balance the level of abstraction
of the application's characteristics and the level of computation required to execute the
simulation. Real Applications can be modeled with the level of detail required. Thus, such
models go from very basic schemas to complete ports. Therefore, the simpler the model
is, the more dicult is to assure a good characterization and the faster the execution of
simulation. By the contrary, the more detailed the model is, the easier is to assure a good
characterization and the slower the execution of simulation.
There is a lot of state-of-the-art about the modeling and the characterization of appli-
cations. In this chapter we propose a set of strategies for modeling applications in SIMCAN.
Furthermore, we present all the facilities that SIMCAN provides to ease the modeling of
new applications. Those facilities are focused on two main groups: facilities to ease the cod-
ing of new application models, and facilities to ease the use of the architecture resources
(CPU, memory, storage, and communications).
5.2 Techniques for modeling applications in SIMCAN
In order to model and simulate a given application in the SIMCAN simulation platform,
two basic tasks must be achieved. First, the behavior of the given application has to be
modeled. Second, that model has to be translated to the simulation environment.
This section describes three techniques in order to fulll those tasks: trace-driven
simulation, modeling a generic graph that represents the behavior of the application and
coding the application from scratch in the SIMCAN simulation platform. Moreover, the
corresponding advantages and disadvantages of each technique are described in detail.
5.2.1 Trace-Driven techniques
Trace-Driven simulation techniques are widely used in the simulation eld for many rea-
sons. One of the most important reasons is that this technique can be used in a simulated
environment easily in a relatively short period of time. Another important characteris-
tic of this technique is the possibility of reproducing quickly real workloads in simulated
environments.
Basically, two elements are needed in order to use this technique in SIMCAN: the
trace that represents the behavior of the application to be modeled, and the module that
parses the trace and translates it to the simulated environment.
The trace le must contain the relevant information needed for reproducing the ap-
plication's behavior. In most cases, this trace contains a sorted list of operations with
the most relevant parameters. The more detailed trace, the more accurate results will be
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obtained in the simulation.
The process for obtaining the trace will depend highly of the nature of the applica-
tion to be simulated. A sequential application is relatively easy to trace, but this process
becomes more dicult and complex when the application to trace is a parallel application,
where several processes which are executed in dierent nodes, are continuously interchang-
ing messages across a communication network.
Handling and creating traces that represent the behavior of applications is currently
a fashion topic of high level of interest in the research community. Thus, in literature
there are a lot of methods for managing those kinds of traces. In this work have been
developed two dierent techniques for working with traces, depending of the nature of the
calls performed by the application to be traced. First method is valid for capturing the
operating system calls. Second method is in charge of tracing the calls performed by an
external library, like MPI.
In order to trace the operating system calls, the strace command is used. Using this
command, the application is executed in a Real Environment and all the system calls
executed are handled, including its corresponding parameters. Then, those calls are stored
in a trace le. The general syntax for this kind of trace is shown in gure 5.1.
timeStamp operation (param1, param2, ..., paramN) = result <exec. Time>
Figure 5.1: Trace syntax of sequential applications
Each call in the trace contains the following information:
 timestamp is the concrete instant when the system call is invoked by the application.
 operation is the name of the system call invoked by the application.
 parameter list is a list that contains the parameters which the call has been invoked.
 result is the result obtained in the execution of the call. In most cases, this result is
an integer that shows whether the execution has been performed successfully, or by
the contrary, some error happened during its execution.
 exec. Time is the amount of time spent of executing the corresponding call.
Tracing the calls performed by an external library follows a dierent schema because
those calls are not captured by strace. In this case a wrapper linked to the library is needed,
which contains the set of calls to be traced. For example, in order to trace MPI calls, the
execution trace is captured by a wrapper program that uses MPI proling libraries, like
the MPE library [GL98]. MPE is a set of proling libraries to collect information about
the behavior of MPI programs. The complete process is illustrated in gure 5.2.
First (1), both the MPI application and the corresponding wrapper are compiled and
linked. The code of the MPI application has not been modied at all. Next, the MPI
application has to be launched (2). During the execution of the application, the wrapper
handles all MPI calls, including the corresponding timestamps at the beginning and the
end of each call. Thus, using those timestamps this trace is written to a le. Finally (3), the
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Figure 5.2: Trace handling of parallel applications
execution trace le is read by the simulator, which reproduces exactly the same operations
on the simulated environment.
The SIMCAN simulation platform supports a subset of the MPI communication rou-
tines, such as point-to-point and collective communications. The general syntax for this
trace is shown in gure 5.3.
timeStamp [sourceProcess] MPIcall destProcess param1, param2,..., paramN
Figure 5.3: Trace syntax of parallel applications
Each call in the trace contains the following information:
 timeStamp is the concrete instant when sourceProcess executes MPI_Call.
 sourceProcess is the rank of the process that executes MPI_Call.
 MPI_Call is the MPI call to be executed. When this call contains the sux INIT, it
means that sourceProcess starts the execution of such call (i.e. MPI_RECV_INIT).
When the MPI call contains the sux END, it means that such call has been suc-
cessfully performed (i.e. MPI_RECV_END).
 destProcess is the rank of the destination process. This information is only written
in those MPI calls that require this information, like MPI_SEND. Other MPI calls,
like MPI_BARRIER or MPI_BCAST do not require this information.
 parameters is the list of parameters of the invoked call. For example, MPI_Send
contains the number of bytes to send to destProcess.
An execution of a Real Application contains several processes running in parallel.
Each one of those processes has associated a rank number that identies the process. The
Simulated Environment contains the same number of simulated processes that the number
of processes used by the Real Application. Thus, each one of those simulated processes
contains a rank number, like the Real Application. Therefore, simulated processes read
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the same execution trace le, but only executes the MPI calls where the sourceProcess
coincides with the rank of the simulated process.
The second element required in order to use this technique in SIMCAN is a module
that parses those traces and translates them to the simulated environment. Basically this
module performs two tasks. First, this module reads and translates the current call to be
executed. This call has a corresponding matching pair in the simulated environment which
will be invoked using the parameters stored in the trace. Then, once this call has been
executed in the Simulated Environment, this module has to wait for its response.
Second, this module has to calculate the amount of time existent between the current
call and next call. With the purpose of simulating the computing time of each process, the
simulator calculates the dierence of time between two consecutive MPI calls.  indicates
the spent time between two calls. The method for calculating this computing time diers
whether the execution of the application is sequential or parallel.
For sequential applications, the dierence of time between call i and call i+1 is calcu-
lated as shows equation 5.1.
i = (timeStampi + execT imei)  timeStampi+1 (5.1)
where timeStampi is the concrete instant when call i is invoked, execT imei is the
amount of time needed for completely executing the call i, and timeStampi+1 is the con-
crete instant when call i+1 is invoked. Otherwise, for parallel applications the dierence
of time between the call i, and timeStampi+1 is calculated as shows equation 5.2.
i = timeCall_i+1_INIT   timeMPICall_i_END (5.2)
where timeCall_i+1_INIT is the concrete instant when call i+1 is invoked for the
application, and timeMPICall_i_END is concrete instant when call i has nished its exe-
cution.
Then, if a process p executes n MPI calls, the processing time of process p is given by
the equation 5.3.
processingT imep =
k=n 1X
i=1
i (5.3)
Instead of generating those traces by capturing the behavior of a corresponding appli-
cation, those traces can be generated synthetically. The main problem of using synthetic
traces is that the behavior of the application is not as accurate as generating the trace by
capturing the corresponding operations.
In general, this technique provides an easy method for reproducing the behavior of
applications in a Simulated Environment. In one hand, this technique has serious prac-
tical shortcomings. First, tracing complete benchmark executions is unfeasible because it
requires the storage of billions of instructions. Second, simulation time is also prohibitive
for such huge traces; especially if traces are used to evaluate various processor congura-
tions for various workloads, which requires many simulation runs. Depending of the level
of detail of such traces, the results obtained can be more or less accurate. In the other
hand, this method is very useful for validating a model, because the behavior of a Real
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Application can be replayed quickly and accurately in a Simulated Environment using its
trace.
In conclusion, this method is useful for validating relatively small environments, but
it can be impractical for large distributed environments, because tracing the complete
system can be more dicult than simulating it using another technique, that provides
more accurate results than this one.
5.2.2 Using pre-dened generic application models
In the distributed computing eld, there are some applications that have a similar behavior
pattern. This similarity is given by:
 The way those applications performs the corresponding computation.
 How the processed data is distributed among a set of processes.
 How the processed data is treated in the storage system.
We propose to implement those applications patterns using generic parameterized
graphs, which represent the behavior of a set of applications. The idea is the following:
First, we classify the processes of the application upon their behavior. Second, for each
process behavior, a parameterized graph is design to model such behavior.
Thus, each user can congure the parameters of the graphs that represent the appli-
cation pattern, in order to model specic applications that t into the pattern. Basically,
each graph G contains a nite set of vertex (stages) V and a nite set of edges (operations)
E such that:
G = fV;Eg
where each vertex v 2 V represents a stage, and each edge e 2 E represents the
execution of a concrete operation. The idea of this technique is that each process p executed
in the application to be modeled passes through among a set of stages in the graph. The
set of stages and operations performed by a process p in the graph G is called path of
behavior of p, such that:
pathG(p) = fVi; Ejgj8i; j(0 < i  jV j); (0 < j  jEj); Vi 2 V;Ej 2 E
Then, in order to cross pathG, process p must performs a set of concrete operations
Ej , whereof each time p performs an operation, current stage of p (Vi) will change to the
stage associated to such operation (Vi+1). The sub-graph (pathG) depends directly on the
conguration of the graph previously set by the user. The degree of each vertex v of G
represents the number of operations that a process can invoke where such process is placed
in a corresponding stage, such that:
dG(v) = jNG(v)j8v 2 V
where NG(v) is the number of neighbors of the vertex v, dened as:
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NG(v) = fu 2 V=8(v; u) 2 Eg
Each graph must fulll a set of requirements. First, each graph must contain a start
stage Estart 2 E, and an end stage Eend 2 E. Thus, Estart is the stage where all processes
starts when the simulation begins. Otherwise, Eend is the stage where each process nishes
one iteration. Finally, graph G must be a cycle graph, such that G must contain a connec-
tion between Estart and Eend. Therefore, each process may perform several iterations by
crossing a concrete number of times a given path in G.
The operations reected in the graph are mainly operations that each process can per-
fectly perform in the simulation platform. Those operations are gouped in four groups (see
section 3.4), depending on the concrete system they belong: computing system, memory
system, storage system and network system. The application is then simulated by using a
concrete conguration of the graph.
Figure 5.4 shows an example of a graph for modeling a specic kind of HPC applica-
tions. Some applications that can be modeled using this graph are BIPS3D [FSI+07] and
STEM-II [MSM+01]. In this example two kinds of processes are dened: coordinator pro-
cesses and compute processes. First ones are in charge of synchronizing a group of compute
processes. Also, coordinator processes can read, compute and write data. Second ones are
mainly in charge of computing the data. Also, this kind of processes can read and write
data. Depending on the application to be modeled, each process will perform concrete
tasks. The capability for relying tasks to each process makes the proposed method, exible
enough to cover the behavior of many existing HPC applications. The graphs associated
to both kinds of processes have been merged into one graph in order to make the example
more concise.
This example (see gure 5.4) shows the state of each process during the execution of
the simulated application. Each circle shows the state of the coordinator process (top) and
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the compute process (bottom). Arrows starting from the top of the circle means that a
coordinator process has performed the current action. Arrows starting from the bottom
of the circle means that a compute process has performed the current action. When the
arrow starts at the middle of the circle, then the same action has been performed by the
coordinator and the compute process. Depending on the application's behavior, the graph
will take the corresponding path.
The proposed technique has some advantages. The most important one is scalability.
Thus, scaling the model represented by a given graph is immediate, due to it is enough with
conguring the corresponding parameters like the number of processes, and the amount
of data processed in each operation. Another advantage is that we can study the impact
of changes in the HPC application on the overall system performance, without changing
any line of code. It can be done simply by conguring the corresponding parameters with
the right values. Moreover, due to SIMCAN uses an event-based environment as basis, the
implementation of this technique ts much better with the SIMCAN's coding paradigm
than other paradigms like procedural programming.
This technique has several important drawbacks. First, in some cases it is very dicult
to obtain the behavior of any application in order to generate the corresponding graphs that
model its behavior. Moreover, when the system to be modeled is a parallel or a distributed
system, the complexity increases exponentially. This technique make easier to scale the
desired application at the cost of reducing the accuracy.
5.2.3 Coding applications from scratch
While the former strategies for modeling applications provide an easier method for users,
they are not general strategies that work for every possible case. When the desired model
cannot be tted into those strategies, the only strategy left is to build the application from
scratch.
SIMCAN oers dierent programming schemas and a complete system API with con-
gurable facilities, which let build any application model from scratch. Those application
models could be implemented using statistical approaches (using the statistic functions
provided by OMNET++) or could be implemented as a port of the Real Application with
more or less detail.
This section shows several approaches for programming applications in the SIMCAN
simulation platform. Depending of the delity degree required for simulating a given ap-
plication, one of those techniques must be chosen. This degree of delity represent from
simple schemas to a full port of the given application.
Basic schemas usually consist on representing the behavior of a system using statistical
approaches. In some cases, the nature of the application is complex. Thus, trying to nd
statistical functions to represent the behavior of any application can be a time-consuming
and dicult task. In those cases, a possible approach can be using input parameters to de-
ne the application's model. Then, each one of those parameters can be represented using
a numeric value or a statistical function, depending on the model's design. For instance,
some parameters can be the amount of I/O operations that application performs, the per-
centage of time needed for CPU processing, or the amount data sent through the network.
Analytical models may provide relatively quick estimation of performance, but often lack
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enough accuracy because of the diculty in characterizing the behavior of real programs
stochastically. In spite of all those disadvantages, statistical simulations can be executed
quickly. Thus, this technique can be very powerful to obtain preliminary results quickly,
which is very useful for exploring a wide range of simulation models and then, focuses the
detailed simulation in the most important ones.
Otherwise, a port of a given application consists of translating a given application to
the environment where the application will be simulated, which in this case is the SIM-
CAN simulation platform. Usually, when complete ports are performed, the execution of
the application to be modeled and the simulation of the architecture might be interleaved
[DJS94]. In this case, simulation executes the machine language instructions of the appli-
cation directly on the simulation host. For instance, it can be done in order to calculate
the amount of instructions to be simulated in a concrete CPU.
In summary, there are three methods for programming an application from scratch in
SIMCAN, which are described in detail in following sections.
 Using the native event-programming paradigm.
 Using structured programming paradigm.
 Using co-routines.
 Using a pre-compiler.
5.2.3.1 Using the event-programming paradigm
The event-programming paradigm is the normal way to develop applications and modules
in SIMCAN. This paradigm is specially tted for programming simulations that have to
deal with all the events that both the hardware and the software produce. The main
problem is portability, due to this programming paradigm is not well suited for porting
existing applications that are already implemented using structured or object-oriented
programming.
This programming paradigm is completely dierent to the one that is normally used
for structured or object-oriented programs. In general, event-driven programming is more
complex than structured programming. For this reason, porting current applications to
event-driven programming is a task quite complex to do by hand. Even for original appli-
cations designed purely for SIMCAN, the eort is bigger because usually the programmers
lack the required skills to implement this kind of applications.
Applications developed using the event-programming paradigm are especially useful
when a statistical approach is used. By the contrary, it is very dicult to port existing
applications using this method. For this reason, SIMCAN also provides dierent methods
to implement structured-programmed applications into SIMCAN.
The programming paradigm most widely used is the structured programming paradigm.
Most programmers are skilled in this kind of paradigm. Moreover, most existent applica-
tions are implemented using this programming paradigm. Thus, porting them to SIMCAN
becomes easier using structured programming instead of the native event-based program-
ming.
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In order to implement structured programmed applications in SIMCAN, two dierent
approached have been proposed. First approach consists on using the co-routines provided
by OMNeT++ platform and POSIX. Second approach is to build a pre-compiler that
translates structured programmed applications in a event-oriented application.
5.2.3.1.1 Using co-routines
Co-routines are an easy way to implement structured-programmed applications in SIM-
CAN. This facility is oered by the OMNeT++ platform itself.
This is a concurrent paradigm that consists on multiple execution contexts (normally
programmed in a structured way). In order to change from one context to another there
must be a change of context performed by the simulation platform that is currently exe-
cuted.
OMNeT++ co-routines are based on the POSIX services which let change the context
between dierent co-routines easily. POSIX includes a set of standard functions that let
us implement co-routines easily like setcontext, getcontext, makecontext and swapcontext.
The main problem of this solution is that each co-routine has to dene a xed amount of
memory for the stack since the beginning of the execution. This lead to a waste of memory
in order to avoid stack overows that limits the number of co-routines that can be executed
at the same time.
Another drawback of this approach is that the implementation of co-routines in OM-
NeT++ excludes the possibility to mix it with event-driven code in the same module (a
module has to be coded using event-driven programming or using co-routines). Due to this,
we provide another approach in order to built structured applications.
5.2.3.1.2 Using a pre-compiler
Another approach is to implement an automatic method for transforming an application
code that uses structured programming into an event-driven programming code. This ap-
proach has several advantages compared to the use of co-routines. First, the use of memory
is adjusted to its real use, maximizing the number of possible executed modules. Second,
the system can be congured to mix event handlers, with sequential code (by letting several
events to be treated as events handlers while the rest are treated as sequential code).
Currently, we have developed a prototype of this pre-compiler, which is targeted to
develop basic applications in SIMCAN using a structured programming paradigm. The
main objective of this pre-compiler is to ease the task of writing applications in the SIM-
CAN simulation platform. This prototype has been performed using a set of pre-dened
C macros. Thus, using this set of macros, users can build programs with a structured pro-
gramming appearance that would be converted to a fully event-oriented program, once it
is processed by the C pre-compiler.
Therefore, the basic idea is to create a reduced language based on C, which will be
used for users to write simulated applications using the API (see section 3.4) provided by
SIMCAN. Thus, users are able to write applications smoothly without using events, because
those events are processed transparently by the new code generated by the pre-compiler.
The main diculty of this pre-compiler lies in the synchronization of each system call
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with the simulation platform. Each invocation of a system call, such an I/O operation,
must wait for processing the corresponding response event. Thus, applications cannot be
written using a structured programming paradigm in SIMCAN. This occurs because if two
system calls are invoked sequentially, there is no warranty that the corresponding response
events arrive in the same order that the sentences were invoked. Then, users must assure
by hand that after invoking a new system call, the response of the previous one had been
completely processed.
Therefore, in order to process completely a system call invocation is mandatory to
nish the execution of the function that emulates the system call invoked. Then, once
the response of this system call arrives, this function can be executed again. This can be
fullled by creating a set of program states using the switch sentence. Thus, the state of
the system call invoked is managed using a class attribute, whereof each time the same
function is invoked, only the specic portion of code associated with the current state of
the system call execution will be processed.
Moreover, local variables must store their value between consecutives invocations.
Therefore, all local variables are implemented as attributes of the class that represents the
simulated system call.
In order to alleviate this issue, this pre-compiler is based on generating a set of pre-
dened C macros. Those macros are in charge of synchronizing each system call invoked
with its corresponding response. Whereof, the generated application code can assure that
all system calls are executed in the right order, by processing their corresponding event
responses before invoking the next system call. Thus, users can write applications using
a structured programming, and then this pre-compiler translates those applications into a
set of macros for processing the corresponding events in the right order.
Listing 5.1 shows an example of an application written using the previously reduced
structured language. This basic application opens a le, and then read such le completely
using blocks of 1 MB. For each read block, this application performs processing operations,
specically 55000000 MIs.
Listing 5.1: Example of a simulated application in SIMCAN
1 . . .
2 i n t r e su l t , b lockS ize , i ;
3
4 // I n i t
5 r e s u l t = simcan_request_open ( "file.dat" ) ;
6 b lo ckS i z e = 1024*1024;
7 i = 0 ;
8
9 // Check i f the f i l e has been s u c c e s s f u l l y opened .
10 i f ( r e s u l t != 0)
11 p r i n t f ( "Error opening the file" ) ;
12 e l s e {
13
14 // Read a block and proce s s i t , u n t i l reach the EOF
15 whi le ( r e s u l t == 0) {
16 r e s u l t = simcan_request_read ( "file.dat" , b l o ckS i z e * i , b l o ckS i z e ) ;
17 simcan_request_cpu (55000000) ) ;
18 i=i +1;
19 }
20 }
21 . . .
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Thus, the code showed in listing 5.2 is generated by using the proposed method for
translating the example of sequential code (see listing 5.1) to event-driven code.
Listing 5.2: Transformation of sequential code in event-driven code
1 . . .
2 whi le (TRUE) {
3
4 switch ( ob j e t . var_state ) {
5
6 case 1 : send_simcan_request_open ( . . . )
7 ob j e c t . var_state++; break ;
8
9 case 2 : i f ( ! received_simcan_request_open ( . . . ) )
10 re turn (0 ) ;
11 ob j e t . var_state++; break ;
12
13 case 3 : ob j e t . b l o ckS i z e = 1024*1024;
14 ob j e t . i = 0 ;
15 ob j e t . var_state++; break ;
16
17 case 4 : i f ( ob j e t . r e s u l t != 0)
18 ob j e t . var_state = 5 ; /* goto IF ( begin ) */
19 e l s e
20 ob j e t . var_state = 7 ; /* goto ELSE */
21 break ;
22
23 case 5 : p r i n t f ( "Error opening the file" ) ;
24 ob j e t . var_state++; break ;
25
26 case 6 : ob j e t . var_state= 14 ; /* goto IF ( end ) */
27 break ;
28
29 case 7 : i f ( ob j e t . r e s u l t == 0)
30 ob j e t . var_state++; /* cont inue WHILE */
31 e l s e
32 ob j e t . var_state=13; /* goto end o f WHILE */
33 break ;
34
35 case 8 : send_simcan_request_read ( . . . )
36 ob j e t . var_state++; break ;
37
38 case 9 : i f ( ! received_simcan_request_read ( . . . ) )
39 re turn (0 ) ;
40 ob j e t . var_state++; break ;
41
42 case 10 : send_simcan_request_cpu ( . . . )
43 ob j e t . var_state++; break ;
44
45 case 11 : i f ( ! received_simcan_request_cpu ( . . . ) )
46 re turn (0 ) ;
47 ob j e t . var_state++; break ;
48
49 case 12 : i = i +1;
50 ob j e t . var_state++; break ;
51
52 case 13 : ob j e t . var_state++; break ; /* end o f WHILE */
53
54 case 14 : ob j e t . var_state++; break ; /* end o f IF */
55 }
56 }
57 . . .
Listing 5.3 shows a set of pre-dened macros, which has been written in C. Using
those macros, this pre-compiler translates applications written in structured programming
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to applications based on events. The main idea is that for each invoked system call, the
application waits for the corresponding response event. And then, the execution of such
application continues.
It has been implemented using states, which are managed using the variable var_state.
Then, an application is divided in states, where each state represents a unique sentence
in the application. Using this schema let us synchronize system calls with the simulation
platform, because when a system call is invoked the application remains waiting for the
corresponding event. Once the response event arrives, the application calculates the current
state, and then continues with its execution.
Listing 5.3: Example of a simulated application in SIMCAN
1 /** BEGIN MACRO ( s t a r t the i n f i n i t e loop and the switch */
2 #de f i n e BEGIN bool l o c_ f i na lRe su l t = f a l s e ; \
3 whi le (1 ) switch ( var_state ) {
4
5 /** END MACRO de f au l t case and return with e r r o r */
6 #de f i n e END de f au l t : r e turn ( f a l s e ) ; }
7
8 /** EXEC MACRO standard case , can handled s e v e r a l C++ sentences ,
9 * r e qu i r e s a s t a t e and the s t a t e var as the r e s t */
10 #de f i n e EXEC( state , s en t ence s ) case ( s t a t e ) : \
11 { sen tence s } ; \
12 ( var_state )++; \
13 break ;
14
15 /** IF MACRO requ i r e a bool exp r e s s i on and the s t a t e o f the ELSE case */
16 #de f i n e IF ( s tate , comment , expres s ion , e l s e_s ta t e ) case ( s t a t e ) : \
17 i f ( exp r e s s i on ) \
18 ( var_state )++; \
19 e l s e \
20 {( var_state )=( e l s e_s ta t e ) ; ( var_state )++;}\
21 break ;
22
23 /** ELSE MACRO requ i r e s the s t a t e o f the ENDIF case */
24 #de f i n e ELSE( s tate , comment , end_state ) case ( s t a t e ) : \
25 ( var_state )=(end_state ) ; \
26 ( var_state )++; \
27 break ;
28
29 /** ENDIF MACRO not r e qu i r e s anything s p e c i a l */
30 #de f i n e ENDIF( s tate , comment ) case ( s t a t e ) : \
31 ( var_state )++; \
32 break ;
33
34 /** WHILE MACRO requ i r e s a bool exp r e s s i on and the s t a t e o f the ENDWH case */
35 #de f i n e WHILE( state , comment , expres s i on , end_state ) case ( s t a t e ) : \
36 i f ( exp r e s s i on ) \
37 ( var_state )++; \
38 e l s e \
39 {( var_state )=(end_state ) ; ( var_state )++;}\
40 break ;
41
42 /** ENDWH MACRO requ i r e s the s t a t e o f the WHILE case */
43 #de f i n e ENDWH( state , comment , whi le_state ) case ( s t a t e ) : \
44 ( var_state )=whi le_state ; \
45 break ;
46
47 /** REQ MACRO requ i r e s the exp r e s s i on with the reque s t func t i on ( void func t i on ) */
48 #de f i n e REQ( state , req_funct ion ) case ( s t a t e ) : \
49 base >req_funct ion ; \
50 ( var_state )++; \
51 break ;
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52
53 /** REQ MACRO requ i r e s the exp r e s s i on with the response func t i on ( bool func t i on )
t rue  > continue , f a l s e >return */
54 #de f i n e RESP( state , r e s_funct ion ) case ( s t a t e ) : \
55 i f ( t rue == base >res_funct ion ) {\
56 ( var_state )++; \
57 l o c_ f i na lRe su l t = true ; \
58 break ; \
59 } e l s e \
60 re turn ( l o c_ f i na lRe su l t ) ;
When the proposed pre-compiler processes applications written using the reduced
language commented before, a new C++ class is then generated. Such class represents
the behavior of the simulated application using events. Therefore, the new generated class
acts like a black-box for users by hiding all details for processing events. In this case,
once application showed in listing 5.1 is processed by the pre-compiler, a new class is then
generated. This class consists of three main parts.
First part consists of variables (see listing 5.4). Each application must contain two
mandatory variables: var_state and base. First variable represent the current state of the
application. Second variable is a pointer to the module that contains such application. The
rest of variables are those used in the application itself (see listing 5.1), which in this case
are result, blockSize and i.
Listing 5.4: Global variables generated by the pre-compiler
1
2 /** MANDATORY MEMBER conta in the s t a t e o f the execut ion ( f o r the case statement ) */
3 CodeState_T var_state ;
4
5 /** MANDATORY MEMBER Assoc ia t e SIMCAN_MODULE */
6 ExampleLib *base ;
7
8 /** Code Var iab le : r e s u l t  > fo r temporary r e s u l t s */
9 i n t r e s u l t ;
10
11 /** Code Var iab le : b l o ckS i z e */
12 i n t b l o ckS i z e ;
13
14 /** Code Var iab le : b l o ckS i z e */
15 i n t i ;
Second part consists of application code. Thus, this part contains the code that rep-
resent the application showed in listing 5.1 using events. In order to accomplish this, this
generated code uses the macros showed in listing 5.5.
Listing 5.5: Application code using pre-dened macros
1 BEGIN;
2
3 REQ (L10 , simcan_request_open ( "file.dat" ) ; ) ;
4 RESP (L20 , simcan_response_open (& r e s u l t ) ) ;
5 EXEC (L30 , b l o ckS i z e =1024*1024;) ;
6 EXEC (L40 , i =0;) ;
7 IF (L50 , i f , ( r e s u l t != 0) , L60 ) ;
8 EXEC (L50_10 , base >showDebugMessage ( "Error opening the file" ) ; ) ;
9 ELSE (L60 , e l s e , L70 ) ;
10 WHILE(L60_10 , while , ( r e s u l t == 0) , L60_20) ;
11 REQ (L60_10_10 , simcan_request_read ( "file.dat" , b l o ckS i z e * i , b l o ckS i z e ) ; ) ;
12 RESP (L60_10_20 , simcan_response_read (& r e s u l t ) ) ;
13 REQ (L60_10_30 , simcan_request_cpu (55000000) ) ;
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14 REQ (L60_10_40 , simcan_response_cpu ( ) ) ;
15 EXEC (L60_10_50 , i=i +1;) ;
16 ENDWH(L60_20 , end , L60_10) ;
17 ENDIF(L70 , end ) ;
18
19 END;
And nally, the application code state (see listing 5.6).
Listing 5.6: States of compiled application
1
2 enum CodeState_T { L10 , L20 , L30 , L40 , L50 ,
3 L50_10 ,
4 L60 ,
5 L60_10 ,
6 L60_10_10 , L60_10_20 , L60_10_30 , L60_10_40 , L60_10_50 ,
7 L60_20 ,
8 L70
9 } ;
5.2.4 Comparative of modeling applications using SIMCAN
In this chapter have been explained three dierent techniques for modeling and simulat-
ing applications in SIMCAN. Each one of those techniques has its own advantages and
drawbacks. The most important features of a simulation technique is the trade-o between
the accuracy and CPU time needed to execute the simulation. Following is presented an
overview of the previous techniques highlighting the most relevant advantages and draw-
backs of each one.
Trace-driven simulations provide an easy method for reproducing the behavior of appli-
cations in a Simulated Environment. In one hand, this technique has serious practical
shortcomings. First, tracing complete benchmark executions is infeasible as this requires
the storage of billions of instructions. Second, simulation time is also prohibitive for such
huge traces; especially if traces are used to evaluate various processor congurations for
various workloads, which requires many simulation runs. Depending of the level of detail
of such traces, the obtained results can be more or less accurate. In the other hand, this
method is very useful for validating a model, because the behavior of a Real Application
can be replayed quickly and easily in a Simulated Environment using its trace.
In conclusion, this method is useful for validating relatively small environments, but it
can be impractical for large distributed environments, because tracing the complete system
can be more dicult than simulating it using another technique more accurate than this
one.
Second proposed technique consists on using pre-dened application models. This
technique used to be less accurate than trace-driven. This technique has several important
drawbacks. First, it is very dicult to obtain a model of a complex application. When
the application to be modeled is a parallel or a distributed application, the complexity
increases exponentially. Second, the obtained results will be not as accurate as the other
simulation techniques.
Analytical models may provide relatively quick estimates of performance, but often
lack sucient accuracy because of the diculty in characterizing the behavior of real
programs stochastically. In spite of all those disadvantages, simulations using pre-dened
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models can be executed faster than other techniques. Thus, this technique can be very
powerful to obtain preliminary results quickly. It is very useful for exploring a wide range
of simulation models and then, focuses the detailed simulation in the most important ones.
Finally, the last technique consists on writing the application from scratch. This tech-
nique combines the advantages of the previous techniques: accuracy and performance.
Accuracy, because application can be ported completely to the SIMCAN simulation plat-
form. Thus, the delity of the simulation application with the analogous real application is
high. And performance, because this technique does not require read and translate a trace
le, which can be a considerable overhead for large applications.
The main drawback of this technique is complexity, because the application has to be
written completely. In some cases, porting completely applications to a simulation plat-
form is dicult and time-consuming. Moreover, the event-based nature of the simulation
platform hampers the porting process.
5.3 SIMCAN facilities for using the architectural resources
The rst task to be performed in order to simulate applications in a simulated environment
is to model the behavior of such applications. Basically, this behavior is dened by how this
application uses the provided resources in the corresponding system where the application
is executed. In SIMCAN, those resources are provided by the four basic systems described
in section 3.3.
The way a simulated application uses those resources is independently of the technique
used for creating the model of such application. Thus, depending of the requirements of
the user, both a concrete technique and the method for using those resources must be
selected. Those resources are requested from applications using the functions provided by
the simulation platform, which are described in detail in section 3.4.
Figure 5.5 shows the basic schema of an application that requests the provided re-
sources by the simulation platform. Basically, the idea consists on sending a request to the
system that contains the resource requested by the application. Depending of the resource
to be used, this request can be performed explicitly by the application, or by the contrary
it can be performed implicitly without appearing in the application code.
Application
A.CPU
B. Storage
C. Memory
D. Network
A
B
C
DNetwork
system
Memory
system
Storage
system
CPU
system
Figure 5.5: Example of resources used by a modeled application in SIMCAN
In the next sections, the methods for using those resources are described in detail.
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5.3.1 SIMCAN facilities for modeling the usage of CPU resources
In order to use the computing system provided by SIMCAN, each modeled application must
specify the number of instructions to be executed in the CPU. Thus, each application must
use the next function provided by SIMCAN:
void simcan_request_cpu (long int numInstructions);
There are two methods for calculating the number of instructions to be simulated in
the simulation platform. The rst method consists on using a pre-set value congured by
users. Usually, this value is calculated using statistical analysis or measuring exactly the
number of instructions to be executed in each part of the code in the given application.
However, this method does not require executing instructions in the real CPU where the
simulation is being executed. Listing 5.7 shows a portion of code of an application modeled
in SIMCAN. In this example, the function for requesting the CPU usage is invoked directly
using a value of 500000000 instructions.
Listing 5.7: Example of CPU usage without using the real CPU
1 . . .
2 simcan_request_open ( f i l e ) ;
3
4 simcan_request_read ( f i l e , 0 , 1024) ;
5
6 simcan_request_cpu (500000000) ;
7
8 simcan_request_write ( f i l e , 0 , 1024) ;
9
10 s imcan_request_close ( f i l e ) ;
11 . . .
Second method consists on executing a concrete portion of code that contains com-
puting operations of a given application, in the same CPU where the simulation is being
executed. The main disadvantage of this method is that the simulated CPU must be the
same as the CPU used for executing the simulation. Then, the number of instructions
performed in that portion of code in the application app, executed in CPU is calculated
using the equation 5.4.
numInstruction(app;CPU) = timeCPUreal (CPUMIPS  106) (5.4)
where timeCPUreal is the time needed for executing the portion of code, and CPUMIPS
is the speed of the processor (measured in MIPS) where that code is executed. Then, the
executed code is, more or less, the real code working with the real data. Thus, the simu-
lated part comes from the simulated architecture. In this context, the execution time of the
application is calculated from the real execution time on the CPU where the simulation is
being held.
This accounting of instructions can be performed both explicitly and implicitly. First
alternative requires measuring explicitly the time required for executing the corresponding
computing operations, in the application to be modeled. Then, the user that codes the ap-
plication must measure the time needed for executing each portion of code to be simulated
in the CPU system provided by SIMCAN. Listing 5.8 shows an example of this alternative.
In this simulated application, the time spent for executing the loop is measured using two
131
132 Chapter 5. Strategies and SIMCAN facilities for modeling applications
time-stamps, at the beginning and the end of the loop. Then, the number of instructions
are calculated using equation 5.4. Finally, the function provided by the API is invoked
using the calculated value.
Listing 5.8: Example of CPU usage calculating explicitly the number of instructions
1 . . .
2 simcan_request_open ( f i l e ) ;
3
4 simcan_request_read ( f i l e , 0 , 1024) ;
5
6 t1 = time ( ) ;
7
8 f o r ( i =0; i <1000; i++)
9 r e s u l t = r e s u l t + ( i + sq r t ( i ) * 2) ;
10
11 t2 = time ( ) ;
12
13 numInstruct ions = ( t2 t1 ) * CPUmips * pow (10 ,6 ) ;
14
15 simcan_request_cpu ( numInstruct ions ) ;
16
17 simcan_request_write ( f i l e , 0 , 1024) ;
18
19 s imcan_request_close ( f i l e ) ;
20 . . .
Second alternative consists on calculating this amount of time in the API module.
Thus, the process of accounting the number of instructions is hidden to the application.
Basically, the idea consists on measuring the time spent between two blocking functions.
Then, users don't have to measure the number of instructions to be simulated, because it
is implicitly calculated by the rest of functions in the API module. Listing 5.9 shows an
example of this alternative.
Listing 5.9: Example of CPU usage calculating implicitly the number of instructions
1 void blockOperat ion ( ) {
2
3 t2 = time ( ) ;
4
5 numInstruct ions = ( t2 t1 ) * CPUmips * pow (10 ,6 ) ;
6
7 i f ( numInstruct ions > 0)
8 simcan_request_cpu ( numInstruct ions ) ;
9
10 // Implementation o f the cor re spond ing func t i on
11 . . .
12 . . .
13
14 t1 = time ( ) ;
15 }
This schema works well for simulating architectures with one or more CPUs. Also it is
valid for simulating CPU schedulers and for performing light simulations of dierent CPUs
just by obtaining the performance ratio between the real CPU and the simulated CPU.
5.3.2 SIMCAN facilities for modeling the usage of memory resources
The amount of memory needed for applications simulated in SIMCAN are categorized in
four groups. Those groups, which are described in detail in section 3.3.2, consist of:
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1. Code.
2. Global variables.
3. Local variables.
4. Dynamic variables.
The amounts of memory managed for each one of the purposes previously listed are
measured by SIMCAN, using the functions provided by the corresponding API (see listing
3.2). This approach is similar to the CPU accounting explained before. Basically this
approach consists on measuring the maximum memory used by the application, and then,
requesting this amount of memory using the functions provided by the API. This API
basically provides two functions for managing memory:
void simcan_request_allocMemory (int memorySize, int region);
void simcan_request_freeMemory (int memorySize, int region);
Although SIMCAN provides mechanism for accounting the memory needed for each
one of the previous purposes, this resources must be explicitly required by the user. Fol-
lowing are explained the approaches for accounting each area of memory.
In order to perform the accounting of the memory needed for the code and global
variables, several calls to the function of allocating memory are needed. This value is a
constant during the whole execution. Thus, the user has to estimate the corresponding
amount of memory before the execution (by hand, using an automatic preprocessing or
during the compilation of the original application if this is possible). Then, one call is needed
for allocating the memory needed for the code, and other one is needed for allocating the
amount of memory needed for global variables. Listing 5.10 shows an example for measuring
this memory.
Listing 5.10: Example of managing memory for code and global variables
1 void mainAppl icat ionFunct ion ( ) {
2
3 simcan_request_allocMemory (128000 , REGION_CODE) ;
4 simcan_request_allocMemory (2048 , REGION_GLOBALVAR) ;
5
6 // Core o f the s imulated app l i c a t i o n
7 . . .
8 . . .
9
10 simcan_request_freeMemory (128000 , REGION_CODE) ;
11 simcan_request_freeMemory (2048 , REGION_GLOBALVAR) ;
12 }
The approach for measuring the memory needed for local variables is the most dicult
and complex. Each time a function is invoked, a copy of their local variables is reserved,
and every time a function ends, its local variables are freed. The method to perform this
accounting is by tagging on the code the amount of memory required for the local variables
of each function. This value has to be estimated by the user. Then, the simulation platform
must process the needed amount of memory each time a function is invoked in order to
increase the use of memory accordingly. Thus, each time a function ends, the simulation
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platform has to reduce the use of memory. Listing 5.11 shows an example of measuring
this memory.
Listing 5.11: Example of managing memory for local variables
1 void mainAppl icat ionFunct ion ( ) {
2 . . .
3 l oca lVar iab leExample ( ) ;
4 . . .
5 }
6
7 void loca lVar iab leExample ( ) {
8
9 i n t s i z e , r e s u l t , _localMem ;
10 char array [ 1 0 ] ;
11
12 _localMem = (2 * s i z e o f ( i n t ) ) + (10 * s i z e o f ( char ) ) ;
13
14 simcan_request_allocMemory ( _localMem , REGION_LOCALVAR) ;
15
16 // Core o f func t i on loca lVar iab leExample
17 . . .
18 . . .
19
20 simcan_request_freeMemory ( _localMem , REGION_LOCALVAR) ;
21 }
Finally, measuring dynamic memory is the simplest approach. In order to accomplish
this task, it is enough to invoke the memory functions for allocating and freeing memory in
order to perform the accounting. Listing 5.12 shows an example of measuring this memory.
Listing 5.12: Example of managing memory for dynamic variables
1 void mainAppl icat ionFunct ion ( ) {
2 . . .
3 simcan_request_allocMemory (1024*1024*10 , REGION_DYNAMICVAR) ;
4 . . .
5 simcan_request_freeMemory (1024*1024*10 , REGION_DYNAMICVAR) ;
6 . . .
7 }
5.3.3 SIMCAN facilities for modeling the usage of storage resources
The storage system in SIMCAN is in charge of managing accesses to data. Thus, the
objective of this system is two-fold. First, this system must calculate the time needed
for performing each provided service. Second, this system must let simulated applications
manage real data.
The greatest dierence between the execution of a Real Application and the execution
of a Simulated Application is the execution of the system services. In simulation, those
services are done by underlying the simulated architecture. This simulated architecture is
mainly in charge of calculating the time spent that should correspond with those services
in a Real Environment. But in most cases, those services don't perform the real service,
which involves real data. The problem is that the data that the service is supposed to
return is required in order to continue the execution, when the application is simulated in
full detail. This is the reason why simulations require that the system services also deals
with real data.
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This doesn't mean that the simulation platform has to mimic the complete resources
that are being simulated. In contrast, it is a better choice using the services of the system
where the environment is being simulated in order to obtain the data required. Satisfying
this requirement is easy for components like the le system (just by using the le system
of the host operating system) or storage devices like disk drives. The performance of the
host system is not important because the time required for the system services is already
being calculated by the simulated architecture.
The problem of this alternative is that the system where the simulation is being
executed has to provide the required services. Otherwise, simulation cannot perform the
services required completely because of lack of resources regarded with the data.
SIMCAN provides those two alternatives for using the storage system in each simulated
application. Depending of the level of detail required for simulating applications, the user
must chose whether calculating the times for performing the corresponding operations is
enough. Or by the contrary, the simulation application must deal with real data.
In the case the application to be simulated requires the use of real data, the rst task
to be performed by users is to congure correctly the system where the simulation will be
executed, because the user must assure that such system will provide the required services.
Currently, the API of SIMCAN provides a set of services in order to manage les.
Those services (see listing 3.3) correspond with the operations for open, close, create and
delete les in the storage system. Moreover, functions for read and write data in the set of
les located in the storage system are also provided. Those services might be congured in
order to manage real data provided by an external system from the simulation platform.
Listing 5.13 shows a portion of a simulated application in SIMCAN. This application
opens a le, reads 1 MB using blocks of 1 KB, and closes the le. Listing 5.14 shows the
implementation of a block operation. In this case, when ag USE_REAL_DATA is ac-
tive, the accounting is performed implicitly. Otherwise, this accounting must be performed
explicitly. Note that the time calculated in the simulation is the same for both alternatives,
because calls of the system where the simulation is executed (open, read and close) does
not have any eect on the simulated time.
Listing 5.13: Portion of a simulated application using the storage system API
1 . . .
2 i n t readBytes , i ;
3 void * rea lData ;
4
5 readBytes = 0 ;
6 simcan_request_open ( f i l e ) ;
7
8 whi le ( readBytes < (1024*1024) ) {
9 rea lData = simcan_request_read ( f i l e , readBytes , 1024) ;
10 readBytes += 1024 ;
11 }
12
13 s imcan_request_close ( f i l e )
14 . . .
Listing 5.14: Portion of a simulated application using the storage system API and real data
1 void * simcan_request_read ( char* f i leName , unsigned i n t o f f s e t , unsigned i n t s i z e ) {
2
3 void * rea lData ;
4 . . .
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5
6 i f (USE_REAL_DATA){
7 fd = open ( f i leName ) ;
8 l s e e k ( fd , o f f s e t , SEEK_SET) ;
9 read ( fd , realData , s i z e ) ;
10 c l o s e ( fd ) ;
11 }
12 e l s e
13 rea lData = NULL;
14
15 // Core o f the func t i on simcan_request_read
16 . . .
17 . . .
18
19 re turn rea lData ;
20 }
5.3.4 SIMCAN facilities for modeling the usage of networking resources
The network system is in charge of managing communications between dierent applica-
tions in a simulated environment. Those applications can be hosted in the same node, or
by the contrary, in dierent nodes. The services provided by this simulation platform (see
listing 3.4) include:
 Listen for an incoming connection.
 Establish a remote connection with a remote application.
 Send data to remote applications.
 Receive data from remote applications.
Those services are totally independent of the strategy used for simulating the network.
Thus, using the same API, several strategies can be used for simulating the network of a
distributed system. The dierence between using one or other strategy is the level of
accuracy obtained and the time needed for executing the simulation. In general, the more
detailed the strategy used, the slower the execution of the simulation.
As occurs with the storage system, some applications require using real data through
the network system in order to be simulated. However, using real data in the network system
presents more drawbacks than the storage system. First, a set of simulated applications
are executed in the same machine, whereof the same real network interface, and the same
real IP address must be shared by all simulated applications. Moreover, in the case of
using parallel simulations, a set of real machines must be organized for sharing its network
resources by the simulated applications spread among real nodes. Those reasons make this
approach unfeasible.
Currently, in order to use real in the network system, each message processed by this
system must store the corresponding data to be sent to the corresponding component.
This solution entails several drawbacks. First, the simulation is much slower. Second, the
amount of memory needed is higher.
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5.4 Summary
In this chapter have been described three dierent techniques for modeling applications
in the SIMCAN simulation platform. Each technique is targeted to achieve a concrete
purpose.
Trace-driven technique is very useful for validating relatively small environments.
Moreover, this technique does not require a great eort to be fullled. Thus, applica-
tions can be quickly modeled using this technique. The main drawback of this technique is
scalability, because tracing applications executed in large environments will generate huge
trace les, making impractical this solution.
Using generic models for modeling applications is a useful approach for modeling
applications with a well-known behavior. The advantage of this method is that several
applications can be easily simulated by conguring a graph with the required parame-
ters. Otherwise, the drawbacks that this technique presents are mainly the diculty for
obtaining the behavior of a given application.
Last technique consists on coding the application from scratch in the SIMCAN simu-
lation platform. The main advantage of this technique is exibility. Each application can
be modeled from a very basic schema to a complete port of such application. The main
drawback of this technique is the eort and time required for coding the required applica-
tion.
Moreover, several methods for using the resources provided by each one of the basic
systems modeled in SIMCAN have been described in detail. Those resources can be used
equally for applications modeled using each one of the previously described techniques.
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Chapter 6
Validation of the SIMCAN
simulation platform
This chapter shows the process used for validating the SIMCAN simulation platform.
The main objective of this chapter is to demonstrate that SIMCAN can accurately model
and simulate both real environments and applications, obtaining coherent and consistent
results.
Thus, in order to demonstrate the accuracy of this simulation platform, several real
environments and a set of well-known applications have been modeled using SIMCAN.
Therefore, those applications are executed in both real and the modeled environments.
Finally, results obtained in real systems and results obtained in simulated environments
are compared.
6.1 Validation process overview
Model validation is usually dened to mean substantiation that a computerized model
within its domain of applicability possesses a satisfactory range of accuracy consistent
with the intended application of the model [S.79].
After a simulator has been developed, implemented, and debugged, it must be tested
for correctness and accuracy. Performance model validation involves generating test cases,
stimulating the model under test, and comparing execution results to a known reference.
Also, all validation methods require a reference to determine if a test sequence passes or
fails.
Determining that a simulator is absolutely valid over the complete domain of its whole
intended eld of applicability is a very hard and time-consuming task. Thus, the level of
accuracy of a given simulator can't be calculated for the entire domain this simulator is
targeted using a single value, because this accuracy depends directly of the system to
be modeled. Instead, a model is considered valid for its intended application if tests and
evaluations performed are conducted until sucient condence [G84]. Otherwise, a model
is considered invalid if corresponding tests show that the model does not have the sucient
accuracy for a set of experimental conditions.
However, absolute accuracy is not always strictly necessary, and in many cases it is
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not even desired, due to its high engineering cost and the great amount of time required
for executing simulations. In many situations, substituting absolute with relative accuracy
between dierent timing simulations is enough for users to discover trends for the proposed
techniques.
The main objective of this chapter is to demonstrate that SIMCAN is able to model
and simulate accurately Real Environments by obtaining coherent and consistent results,
even when architectural and conguration changes are made. Most of all, we intent to
demonstrate that results obtained when concrete changes are applied to the real system,
have the same impact on the overall system performance than those obtained when the
same changes are applied to the model.
Currently in literature there are various validation techniques which are used for ver-
ifying and validating both the submodels and the overall model. Some of those techniques
are comparison to other models, degenerate tests, event validity, extreme condition tests,
and face validity [Sar05]. Those techniques can be used either subjectively or objectively.
A technique is considered objective when some type of statistical test or mathematical
procedure is applied, like a hypothesis tests or condence intervals. Otherwise, a technique
is considered subjective when the decision whether a model is valid or not is made based
on the results of the various experiments and evaluations.
A simulation model should only be developed for a set of well-dened objectives. Thus,
a model will be valid or not depending of the user's requirements. In order to obtain a high
degree of condence in a model and its results, the comparison between the model's and
system's input-output behaviors for at least two dierent sets of experimental conditions
is usually required [Sar05].
In this chapter we propose a strategy for performing the validation process of the
SIMCAN simulation platform. The basic idea of this strategy is to execute a set of Real
Applications in dierent Real Environments and then, compare the obtained results with
the corresponding simulated ones. Thus, both absolute and relative results will be stud-
ied, in order to analyze the tendency and behavior of each experiment executed in the
corresponding environments. Those experiments are designed for checking a wide range of
architectural designs and congurations which include dierent architectures of switches
for connecting the nodes in a network, executing applications using dierent number of
processes and using dierent storage congurations. This validation process includes both
objective and subjective techniques.
The objective technique consists on calculating both the error ratio and the correlation
between the real system and the models. The error ratio is expressed for the 95% condence
interval and calculates how accurate is the model compared with the real system. Thus,
the closer to 0 is the error ratio, the more accurate is the simulation.
Correlation shows the strength and the direction of the relationship between two
random variables. This correlation provides a value that shows how strong the level of
dependency of two lineal variables is. In this process, the Pearson's correlation coecient
will be calculated for this purpose. This coecient is a value between +1 and -1 (inclusive)
that shows the linear dependence between two random variables, which in this case are the
results obtained in Real and Simulated Environments.
Then, for two series of n measurements of X and Y written as xi and yi, where i =
1, 2, ..., n, then the sample correlation coecient can be used to estimate the population
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Pearson correlation r between X and Y as shows equation 6.1.
rxy =
nX
i=1
(xi   x)(yi   y)
(n  1)sxsy (6.1)
where x and y are the sample means of X and Y, sx and sy are the sample standard
deviations of X and Y. The value of this coecient means:
 If (r=0) there is no lineal relationship between the random variables.
 If (r=1) there is perfect positive correlation.
 If (r=-1) there is perfect negative correlation, which means that when one variable
increases, the other decreases equally.
 If (0 < r < 1) there is a positive correlation. The closer to 1 is the value of r, the
better is the correlation.
Subjective techniques used in this process consist on creating charts with the results
obtained in the execution of the experiments in both Real and Simulated Environments,
and then analyze and compare those results in order to take a decision about validating or
rejecting the model.
A model will be considered valid for a set of experimental conditions if the model's
accuracy is within its acceptable range, which is the amount of accuracy required for
the model's intended purpose. Our results demonstrate the eectiveness of the proposed
validation method at predicting the performance of a concrete system. In summary, the
validation process performed in this chapter consists of a set of steps listed as follows:
1. A set of Real Environments are chosen to perform the validation process.
2. A set of Real Applications are chosen to be executed in Real Environments (1).
3. Each Real Application (2) is executed in each one of the Real Environments (1).
4. Each Real Environment (1) is modeled using the SIMCAN simulation platform.
5. Each Real Application (2) is modeled using the SIMCAN simulation platform.
6. Each Simulated Application (5) is executed in the corresponding Simulated Environ-
ment (4).
7. Statistical analysis is performed with the data sets obtained as results (3 and 6).
8. Finally, results obtained from the statistical analysis (7) are studied both objectively
and subjectively in order to validate the model, and to obtain the corresponding
conclusions.
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6.2 Environments used for the validation process
In order to perform the validation process of the SIMCAN simulation platform, two die-
rent environments have been chosen for executing the corresponding experiments.
First environment is a PC network architecture. This environment consists of 22 nodes
and 1 switch. Those nodes are connected with the switch using an Ethernet Gigabit com-
munication network. Each one of those nodes uses an independent Ethernet cable which is
connected to the switch. Figure 6.1 shows a basic schema of this environment. Table 6.1
shows a detailed specication of this architecture. In the rest of this chapter this environ-
ment will be referenced as environment_1.
Number of nodes: 22
CPU Intel(R) Xeon(R) CPU E5405 @ 2.00GHz
4 GB of RAM memory
1 TB of Storage
Operating System Linux Debian. Kernel version 2.6.26-2-686
Network Ethernet Gigabit
Table 6.1: Detailed features of environment_1
node4
node 5 node 6 node 7 node 8 node 9
node 0 node 1 node 2 node 3
node 10 node 11 node 12 node 13 node 14
node 15 node 16 node 17 node 18 node 19
node 20 node 21
switch
5
10
15
20
2
Figure 6.1: Basic schema of environment_1
Second environment is a PC network architecture with two levels of switches. This
environment consists of 42 nodes and 3 switches. Those nodes are connected with the cor-
responding switch using an Ethernet 10/100 communication network. Each one of those
nodes uses an independent Ethernet cable, which is connected to the corresponding switch.
Figure 6.2 shows a basic schema of this environment. Table 6.2 shows a detailed specica-
tion of this architecture. In the rest of this chapter this environment will be referenced as
environment_2.
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Number of nodes: 42
CPU AMD Athlon(tm) 64 X2 Dual Core, 2.2 GHz
2GB of RAM memory
160 GB of Storage 5400 rpm
Operating System Linux Debian. Kernel version 2.6.30-2-686
Network inside classes: Ethernet 10/100
Network outside classes:Ethernet Gigabit
Table 6.2: Detailed features of environment_2
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Figure 6.2: Basic schema of environment_2
6.3 Applications used for the validation process
In High Performance Computing (HPC) platforms, both network communication and I/O
operations are a key factor that determines the performance. Thus, the set of applications
selected to perform the validation process is focused in those systems. In order to check
the accuracy of the simulation platform, three applications will be executed in both envi-
ronments: I/O benchmark called IOZone [WD05], MPI benchmark called mppTest [GL99]
and a parallel application called BIPS3D [FSI+07].
6.3.1 IOZone benchmark
In order to analyze the accuracy and correctness of the storage system provided by SIM-
CAN, a benchmark for le systems called IOZone has been chosen. This benchmark gener-
ates and measures a variety of le operations. Moreover, IOZone is useful for determining
a broad les system analysis of a vendor's computer platform.
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6.3.2 mppTest benchmark
The application mppTest can be used to quickly characterize the performance of an MPI im-
plementation in a variety of ways. Using this benchmark, both collective and non-collective
experiments have been performed. Using this benchmark suite we intent to measure the IPC
(Inter Process Communication) performance. Over the years, the MPICH group [GLDS96]
has developed this suite of programs that characterizes the performance of a message-
passing environment. Using this application we intent to check the accuracy of both the
INET framework and the implementation of the corresponding MPI calls in the SIMCAN
simulation platform.
6.3.3 BIPS3D
Finally, a real application that mixes communication between processes and performs mas-
sively I/O operations has been used. This application is called BIPS3D.
BIPS3D is a 3-dimensional simulator of BJT and HBT bipolar devices [ALP03]. The
goal of the 3D simulation is to relate electrical characteristics of the device with its physical
and geometrical parameters. The basic equations to be solved are Poisson's equation and
electron and hole continuity in a stationary state. Finite element methods are applied in
order to discretize the Poisson equation, hole and electron continuity equations by using
tetrahedral elements, as shown Figure 6.3. The result is an unstructured mesh.
Figure 6.3: Discretization of a device.
Using the METIS library [KK98], this mesh is divided into sub-domains, in such a
manner that one sub-domain corresponds to one process, as shown in Figure 6.4. In this
Figure, we can observe the mesh division into 7 sub-domains (one sub-domain per color).
The next step is decoupling the Poisson equation from the hole and electron continuity
equations. They are linearized by Newton method. Then, for each sub-domain in a parallel
manner, the part corresponding to the associated linear system is constructed. Each system
is solved using domain decomposition methods. Finally, the results are written to a le.
The initial BIPS3D version, the results were gathered at a root node, which stores the
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Figure 6.4: 3-dimensional simulation.
data sequentially to the le system. A modied version of BIPS3D to use collective writes
during the I/O phase has been implemented by Filgueira et al [FSI+07]. In the parallel I/O
BIPS3D version, each compute node uses the distribution information initially obtained
from METIS and constructs a view over the le. The view is based on an MPI data type.
In this section, both the regular BIPS3D application and the modied one for per-
forming parallel I/O have been used.
6.4 Validation process
This section describes the results obtained in the execution of the previous applications in
both Real and Simulated Environments, in order to check the correctness and accuracy of
the SIMCAN simulation platform. Those experiments are grouped in three sections, de-
pending of the targeted system to be analyzed. Firstly, the storage system will be analyzed
by executing the IOZone benchmark. Next, networking and Inter Process Communica-
tions (IPC) will be analyzed by executing the mppTest benchmark suite. Finally, a parallel
application called BIPS3D, that mixes both massive I/O operations and communication
between processes will be executed, with the purpose of analyzing both the storage and
network systems.
Both error ratio and Pearson's coecient calculated in those tests are shown in table
6.5 and table 6.6.
6.4.1 Storage system experiments
The IOZone application has been used for checking the accuracy of the storage system
provided by the SIMCAN simulation platform. Each experiment has been executed in both
environment_1 and environment_2 using two dierent congurations. First, the IOZone
is executed using a local storage system. Second, IOZone is executed using a remote storage
system by mounting a partition through NFS. Figure 6.5 shows the conguration for the
145
146 Chapter 6. Validation of the SIMCAN simulation platform
execution of IOZone in environment_1. Similarly, gure 6.6 shows the conguration for
the execution of IOZone in environment_2.
node4
node 5 node 6 node 7 node 8 node 9
IOZone node 1 node 2 node 3
node 10 node 11 node 12 node 13 node 14
node 15 node 17 node 18 node 19
node 20 node 21
switch
Data (NFS)
5
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2
Figure 6.5: Conguration for executing IOZone in environment_1
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Figure 6.6: Conguration for executing IOZone in environment_2
Node labeled with IOZone represents the node where the application is executed.
In the executions that use local storage, I/O operations are performed locally in this
node. Otherwise, node labeled with Data (NFS) represents the node that contains the
storage system where the remote partition is mounted. Thus, I/O operations are performed
remotely using NFS. Nodes with white background are not used in those experiments.
Each IOZone execution performs a total of 130.942 operations which includes: read,
write, re-read, re-write, read backwards, random read/write, open and create. A total of
18GB of data is read and written in each execution. Each experiment has been executed
30 times in each environment for each conguration.
The Pearson's coecient has not been calculated in those experiments, because the
results obtained in this benchmark are not enough for showing a tendency that can be
compared for each one of those cases.
Figures 6.7 and 6.8 show the results (average time of 30 executions) of the IOZone
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benchmark in environment_1 and environment_2 respectively. Dark grey columns repre-
sent the results obtained in the execution of IOZone in a Real Environment. Otherwise,
light grey columns represent the results obtained in the execution of the same benchmark
in a Simulated Environment.
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Figure 6.7: Execution of IOZone in environment_1
The charts of gure 6.7 show the results of IOZone using both local and remote storage
congurations in environment_1. Those charts (see gure 6.7) show that the experiments
executed in a Real Environment using remote storage, have a slowdown factor of 2.7 com-
pared with the same experiments using local storage. This dierence of performance is
mainly caused due to the network is a bottleneck when I/O operations are performed re-
motely. This tendency is also reected in the results achieved in simulations, which obtain
the same slowdown factor of 2.7.
Table 6.3 shows the average times, measured in seconds, of the IOZone execution in
environment_1. The error ratio obtained in the simulation of this experiment is 3.36 % 
0.52 for local storage, and 4.39 %  0.87 for remote storage.
hhhhhhhhhhhhhExperiment
I/O operation
Read Write Open Close Create Total
Local - Real env. 12.42 196 0.00059 0.000476 0.000462 208.42
Local - Simulated env. 11.02 190.44 0.000576 0.000486 0.00045 201.46
Remote - Real env. 12.09 556.47 0.000488 0.001355 0.00043 568.58
Remote - Simulated env. 11.7 532.45 0.000628 0.000512 0.00045 544.15
Table 6.3: Average times (in seconds) of IOZone execution in environment_1
The charts of gure 6.8 show the results of IOZone using both local and remote storage
congurations in environment_2. The execution of IOZone in environment_2 shows that
the network causes a very important impact on the overall benchmark performance. In
this case, Real Application using remote storage has a slowdown of 9.8 compared with
the execution of the same experiments using local storage. This drop of performance is
caused by the slow network used. In those experiments, simulation shows almost the same
tendency than the real system, obtaining in this case a slowdown factor of 9.46.
Table 6.4 shows the average times, measured in seconds, of the IOZone execution in
environment_2. The error ratio obtained in the simulation of this experiment is 4.24 % 
1.4 for local storage, and 7.38 %  1.79 for remote storage.
In general, the error ratio obtained in those experiments is low (see table 6.5 and table
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Figure 6.8: Execution of IOZone in environment_2
hhhhhhhhhhhhhExperiment
I/O operation
Read Write Open Close Create Total
Local - Real env. 18.36 190.38 0.000878 0.004084 0.000532 208.75
Local - Simulated env. 17.2 185.56 0.000576 0.000486 0.00045 202.76
Remote - Real env. 516.69 1532.45 0.01472 0.000731 0.009296 2049.17
Remote - Simulated env. 489.34 1423.43 0.000628 0.000512 0.00051 1912.43
Table 6.4: Average times (in seconds) of IOZone execution in environment_2
6.6), even when several environments and dierent congurations are used for simulating
the same benchmarks, which requires dierent components for modeling each environment
like disk drives, communication networks, etc. Moreover, the slowdown factor obtained
between the experiments that use local storage and experiments that use remote storage,
are practically identical in both Real and Simulated Environments.
However, the error ratio obtained in those experiments that use remote storage is
greater than the error ratio obtained when local storage is used. This is because local
experiments only use the storage system, and experiments that use remote storage require
the use of both storage and network systems, which generates an accumulative error of
both systems.
6.4.2 Process communication experiments
This section describes the mppTest benchmarks executed in order to check the accuracy
of the network system and Inter Process Communications (IPC). Basically, two dierent
benchmarks of the mppTest suite have been used: Round-Trip and Broadcast. Each one of
those experiments has been executed 30 times.
First benchmark, called Round-Trip, uses non-collective operations. Basically, this
benchmark consists on sending and receiving messages (ping-pong) using dierent mes-
sage sizes. Each operation always involves a pair of processes. This benchmark has been
performed using several processes and dierent message sizes.
Second benchmark, called Broadcast, uses collective operations. This benchmark con-
sists on synchronizing processes and broadcast messages among the processes involved in
the execution of this benchmark. Several processes and dierent message sizes have been
used for executing this benchmark.
Each one of those benchmarks has been executed in both environment_1 and envi-
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ronment_2. Figure 6.9 shows the conguration for the execution of mpptTest in environ-
ment_1.
process4
process 5 process 6 process 7 process 8 process 9
process 0 process 1 process 2 process 3
process 10 process 11 process 12 process 13 process 14
process 15 node 16 node 17 node 18 node 19
node 20 node 21
switch
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Figure 6.9: Conguration for executing mppTest in environment_1
Nodes labeled with Process X represent nodes where a MPI process is executed.
Nodes with white background are not used in those experiments. In each one of those
experiments, maximum time, minimum time and average time for a concrete message size
used is shown.
Figure 6.10 shows the results obtained in the execution of the Round-Trip benchmark
in environment_1 using 2 processes. When message sizes from 10 KB to 100 KB are used
(left chart), an error ratio of 7.2 %  0.6 is obtained. The Pearson's correlation coecient
is 0.9842. In those experiments that use message sizes from 100 KB to 1 MB (right chart)
the error ratio obtained is 10.2 %  0.9, and the Pearson's correlation coecient is 0.9809.
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Figure 6.10: Execution of mppTest (Round-Trip) in environment_1 using 2 processes
Figure 6.11 shows the results obtained in the execution of the Round-Trip benchmark
in environment_1 using 16 processes. When message sizes from 10 KB to 100 KB are used
(left chart), an error ratio of 7.7 %  0.6 is obtained. The Pearson's correlation coecient
is 0.9827. In those experiments that use message sizes from 100 KB to 1 MB (right chart)
the error ratio obtained is 8.9 %  0.8, and the Pearson's correlation coecient is 0.9852.
The results obtained when 2 and 16 processes are used (see gures 6.10 and 6.11) are
very similar. This similarity is obtained due to this experiment uses a pair of processes
for performing the corresponding communications, whereof the architecture of switches
used does not suer congestion when the number of processes increases, because involved
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Figure 6.11: Execution of mppTest (Round-Trip) in environment_1 using 16 processes
processes do not share the communication channels. This behavior is obtained in both Real
en Simulated Environments. Those charts show that in almost all cases, results obtained
in simulation are placed between the maximum and the minimum results obtained in the
execution of the Real Applications.
In general, experiments executed in Real Environments reect more variability than
the analogous models. This is caused due to the inuence of several variable elements that
are present in real systems, such as operating system latencies or external noise, which
aects the performance of the experiment. Otherwise, those elements are not modeled in
the proposed simulation platform. However, the objective of this simulation platform is not
to reect that variability caused by additional elements, but estimating the overall system
performance.
Moreover, all values of the Pearson's correlation coecient calculated in those ex-
periments are very close to 1, which means a very strong correlation between the Real
Environment and the model. This demonstrates that the behavior of experiments exe-
cuted in Real Environments when some changes are applied, like the message size and the
number of processes, is reected equally in the model.
Figures 6.12 and 6.13 show the results obtained in the execution of the Broadcast
benchmark in environment_1 using 2, 4, 8, and 16 processes. Message sizes used go from
10 KB to 100 KB. The error ratio obtained in those experiments is 9.9 %  1.1, 11.9 % 
1.6, 11.3 %  0.9, 10.8 %  1.0 for 2, 4, 8, and 16 processes respectively. The Pearson's
correlation coecient is 0.9762, 0.9905, 0.9805 and 0.9799 for 2, 4, 8, and 16 processes
respectively.
The charts of gures 6.12 and 6.13 show that results obtained in simulations are
very close to results obtained in the Real Environment. There are few cases where results
obtained in simulation are not placed between the maximum and the minimum results
obtained in the execution of the Real Application. This is mainly caused by several peaks
obtained in real executions. Besides the tendency of simulation and real execution is the
same, simulation follows a linear behavior, while the execution of the Real Application has
several peaks.
Figure 6.14 shows the conguration for the execution of mppTest in environment_2.
Figure 6.15 shows the results obtained in the execution of the Round-Trip benchmark
in environment_2 using 2 processes. When message sizes from 10 KB to 100 KB are used
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Figure 6.12: Execution of mppTest (Broadcast) in environment_1 using 2 and 4 processes
mpp test (Broadcast) using 8 processes
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mpp test (Broadcast) using 16 processes
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Figure 6.13: Execution of mppTest (Broadcast) in environment_1 using 8 and 16 processes
(left chart), an error ratio of 4.9 %  0.4 is obtained. The Pearson's correlation coecient
is 0.9991. In those experiments that use message sizes from 100 KB to 1 MB (right chart)
the error ratio obtained is 0.9 %  0.01, and the Pearson's correlation coecient is 0.9999.
Figure 6.16 shows the results obtained in the execution of the Round-Trip benchmark
in environment_2 using 16 processes. When messages from 10 KB to 100 KB are used
(left chart), an error ratio of 3.3 %  0.3 is obtained. The Pearson's correlation coecient
is 0.9995. In those experiments that use message sizes from 100 KB to 1 MB (right chart)
the error ratio obtained is 0.9 %  0.01, and the Pearson's correlation coecient is 0.9999.
Both the low error ratio and the Pearson's coecient obtained in simulations, show
that the behavior of Real Environment and the corresponding model is very similar. Those
values (see gures 6.15 and 6.16) are very similar to those obtained in the same experiments
executed in environment_1 (see gures 6.10 and gure 6.11). This means that, even when
dierent network congurations and dierent models of communication networks are used,
simulations maintain the same accuracy and high level of correlation with the real system.
The charts of gures 6.15 and 6.16 show that in almost all cases, simulation results are
placed between the maximum and the minimum results obtained in the execution of the
Real Application, apart from for some peaks when message sizes between 50 KB and 90
KB are used. However, simulation experiments t better for larger message sizes than for
small message sizes. The Pearson's correlation coecients of those experiments are very
close to 1, which means a very strong correlation between the Real Environment and the
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Figure 6.14: Conguration for executing mppTest in environment_2
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Figure 6.15: Execution of mppTest (Round-Trip) in environment_2 using 2 processes
mpp test (Round-Trip) using 16 processes
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Figure 6.16: Execution of mppTest (Round-Trip) in environment_2 using 16 processes
model.
Figures 6.17 and 6.18 show the results obtained in the execution of the Broadcast
benchmark in environment_2 using 2, 4, 8, and 16 processes. Message sizes used go from
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10 KB to 100 KB. The error ratio obtained in those experiments is 4.2 %  1.3, 10.6 % 
1.2, 8.6 %  1.6 and 8.8 %  1.4 for 2, 4, 8, and 16 processes respectively. The Pearson's
correlation coecient is 0.9952, 0.9947, 0.9673, and 0.9569 for 2, 4, 8, and 16 processes
respectively.
The charts of gures 6.17 and 6.18 show that for a concrete range of processes and
message sizes, the experiments executed in Real Environments produce some peaks in the
overall performance. However, simulation results show an almost linear behavior, which
hide those peaks. In those experiments, simulation results are very close to results obtained
in Real Environments.
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Figure 6.17: Execution of mppTest (Broadcast) in environment_2 using 2 and 4 processes
mpp test (Broadcast) using 16 processes
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mpp test (Broadcast) using 8 processes
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Figure 6.18: Execution of mppTest (Broadcast) in environment_2 using 8 and 16 processes
In summary, Round-Trip experiments executed in environment_2 have a slowdown
factor between 4 and 5 approximately compared with the same experiments executed in
environment_1. In the case of the Broadcast experiments there is a slowdown factor be-
tween 3.5 and 4.5 approximately between experiments executed in environment_2 and
experiments executed in environment_1. Those slowdown factors are reected equally in
the analogous models. Thus, simulations show the same tendency and overall system per-
formance than the corresponding analogous real systems. This dierence of performance is
caused mainly due to the network used in environment_2 is much slower than the network
used in environment_1, which aects to the overall experiment performance.
In general, variability in Real Environments is greater than the analogous models. This
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is caused mainly by additional elements, specically by software elements like operating
system latencies and external noise, which are not modeled in the SIMCAN simulation
platform. However, this simulation platform is targeted to calculate the overall system
performance, instead of the variability produced in a concrete system. The simulation
results t well with those obtained in the Real Environment, achieving low error ratios
between the real system and the model.
The simulation of Round-Trip experiments achieves more accurate results than broad-
Cast experiments. It can be caused due to the implementation of the broadCast call in
MPICH distribution is more optimized than the implementation of the same call provided
by SIMCAN. Besides this dierence, the Pearson's coecient shows that all tendencies of
the experiments executed in Real Environments, are the same that those obtained in the
analogous models. Moreover, this tendency is maintained even when both architectural and
conguration changes are applied in those environments where experiments are executed.
6.4.3 BIPS3D application experiments
Once the storage and network systems have been analyzed, a parallel application that
uses both systems will be tested, in order to check the accuracy of a model that uses both
systems. The application used for this purpose is BIPS3D. In this section are explained the
results achieved of executing BIPS3D in two environments using dierent congurations.
First conguration follows a schema where only one process, called master process,
is in charge of performing I/O operations. This process reads the initial mesh from the
storage node (using NFS), splits the mesh in sub-domains and then sends each sub-domain
to the corresponding process. This mesh is stored in a storage node (labeled with Data
(NFS)) which exports a Network File System to computing nodes. The rest of processes,
called slave processes, are executed on computing nodes and receive this data from the
master process. Then, slave processes perform the corresponding operations and send the
results back to the master process. Finally, master process writes the corresponding results
in the storage node (labeled with Data (NFS)) using NFS.
Second conguration follows a schema where only one process is in charge of reading
the initial data, but all processes write results using parallel I/O. Initially, master process
reads the initial mesh from the storage node (using NFS), splits the mesh in sub-domains
and then sends each sub-domain to the corresponding process. This mesh is stored in
a storage node (labeled with Data (NFS)) which exports a Network File System to
computing nodes. The rest of processes, called slave processes, are executed on computing
nodes and receive this data from the master process. Then, slave processes perform the
corresponding operations and write the corresponding results using a parallel le system
(PVFS). This data is then stored in the storage nodes labeled with PVFS server X.
Depending on the conguration chosen, 2 or 4 PVFS servers are used.
In the charts showed in this section, the times obtained in the execution of each exper-
iment have been grouped in three categories: time spent by the storage system, time spent
by the network system, and total time needed for executing the experiment completely.
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6.4.3.1 Experiments using sequential I/O with NFS servers
Figure 6.19 shows the conguration for the execution of BIPS3D in environment_1 using
a NFS server.
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Figure 6.19: Conguration for executing BIPS3D in environment_1 using a NFS server
Figure 6.20 shows the execution times of BIPS3D using 2, 4, 8, and 16 processes in
environment_1. All I/O operations in those experiments are performed through NFS using
one server. Left chart shows the times of the master process (process 0). Right chart shows
the average times of slave processes. The Pearson's correlation coecient is 0.9991 for the
master process and 0.999 for the slave processes. The error ratio obtained in the simulation
of the master process is 1.3 %  1.0 in the best case, and 4.1 %  0.2 in the worst case.
Similarly, the error ratio obtained in the simulation of the slave processes is 2.7 %  0.2
in the best case, and 12.1 %  0.2 in the worst case.
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Figure 6.20: Execution of BIPS3D in environment_1 using a NFS server
Due to master process performs all I/O operations; a linear increasing of performance
can be appreciated when number of processes increases as well, but the I/O performance
remains constant. This is caused due to the level of parallelism increases and then CPU
calculations are distributed among more nodes, decreasing the total execution time. This
tendency is also obtained in the model. The best accuracy is obtained in the simulation of
the master process, which obtain lower error ratios. The slave processes are more dicult
to predict accurately. However, the Pearson's coecients are very strong in all cases.
Figure 6.21 shows the conguration for the execution of BIPS3D in environment_2
using a NFS server.
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Figure 6.21: Conguration for executing BIPS3D in environment_2 using a NFS server
Figure 6.22 shows execution times of BIPS3D using 2, 4, 8, 16 and 32 processes in
environment_2. All I/O operations in this experiment are performed through NFS using
one server. Left chart shows the times of the master process (process 0) and right chart
shows the average times of all slave processes. The Pearson's correlation coecient is 0.9995
for the master process and 0.9993 for the slave processes. The error ratio obtained in the
simulation of the master process is 0.7 %  0.1 in the best case, and 1.6 %  0.3 in the
worst case. Similarly, the error ratio obtained in the simulation of the slave processes is 6.5
%  0.1 in the best case, and 15.5 %  0.03 in the worst case.
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Figure 6.22: Execution of BIPS3D in environment_2 using a NFS server
Both the error ratio and the Pearson's coecient obtained in experiments executed
in environment_2 are very similar to those obtained in the same experiments executed in
environment_1, which rearm the accuracy of the simulation platform when changes in
the hardware architecture are made.
The charts that show the results obtained in the execution in those experiments in both
environment_1 and environment_2 (see gures 6.20 and 6.22), show a linear increasing
of performance when the number of processes increases. Both I/O and IPC times obtained
in environment_2 are greater than those obtained in environment_1. This dierence of
performance is caused due to the network used in environment_2 is much slower than
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the network used in environment_1. Those tendencies are also reected in the simulation
results.
6.4.3.2 Experiments using parallel I/O with NFS and PVFS servers
Figure 6.23 shows the conguration for the execution of BIPS3D in environment_1 using
both NFS and 2-4 PVFS servers.
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Figure 6.23: Conguration for executing BIPS3D in environment_1 using a NFS and PVFS
servers
Figure 6.24 shows the execution times of BIPS3D in environment_1 using 1 NFS
server and 2 PVFS servers. The Pearson's correlation coecient is 0.9998 for the master
process and 0.9994 for the slave processes. The error ratio obtained in the simulation of
the master process is 5.3 %  0.9 in the best case, and 8.7 %  0.7 in the worst case.
Similarly, the error ratio obtained in the simulation of the slave processes is 1.4 %  0.4
in the best case, and 9.0 %  0.5 in the worst case.
In those experiments, it is important to mention that the level of accuracy obtained
in the storage system, when the parallel le system PVFS is used. This level of accuracy is
obtained due to the use of the generic model of parallel le systems provided by SIMCAN,
which has been adapted with the same the parameters used for conguring PVFS.
The performance obtained in the experiments that use parallel I/O is greater than
performance obtained in those experiments that use sequential I/O. This is caused due
to result les are written in parallel. Thus, I/O times are reduced considerably compared
to sequential I/O (see gure 6.20). Moreover, IPC times obtained in slave processes de-
crease, because the use of parallel I/O reduces considerably the number of communications
compared with the schema that uses only NFS servers (see section 6.4.3.1). In general, sim-
ulation times are close to real execution achieving the same behavior.
Figure 6.25 shows the execution times of BIPS3D in environment_1 using 1 NFS
server and 4 PVFS servers. The Pearson's correlation coecient is 0.9998 for the master
process and 0.9998 for the slave processes. The error ratio obtained in the simulation of
the master process is 2.9 %  0.8 in the best case, and 11.2 %  0.5 in the worst case.
Similarly, the error ratio obtained in the simulation of the slave processes is 1.5 %  0.4 in
the best case, and 11.2 %  0.4 in the worst case. Those charts show that using 4 servers
does not assure an increasing of performance. Thus, compared with the experiments that
use 2 PVFS servers (see gure 6.24), the results obtained are just slightly better. This is
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Figure 6.24: Execution of BIPS3D in environment_1 using a NFS server and 2 PVFS
servers
caused due to the level of parallelism can't be increased although the number of servers
increases. However, those conclusions can be obtained with the simulation results because
simulation has the same tendency than the execution in the Real Environment.
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Figure 6.25: Execution of BIPS3D in environment_1 using a NFS server and 4 PVFS
servers
Figure 6.26 shows the conguration for the execution of BIPS3D in environment_2
using 1 NFS server and 2 PVFS servers. Finally, gure 6.27 shows the conguration for
executing BIPS3D in environment_2 using both a NFS server and 4 PVFS servers.
Figure 6.28 shows the execution times of BIPS3D in environment_2 using 1 NFS
server and 2 PVFS servers. The Pearson's correlation coecient is 0.9992 for the master
process and 0.9985 for the slave processes. The error ratio obtained in the simulation of
the master process is 1.1 %  0.2 in the best case, and 9.6 %  0.3 in the worst case.
Similarly, the error ratio obtained in the simulation of the slave processes is 1.1 %  0.1
in the best case, and 8.6 %  0.8 in the worst case.
As occurs in the experiments executed in environment_1 that use parallel I/O, the
total execution time is considerably reduced compared with the same experiments that
use sequential I/O. Simulation times t very well with execution times obtained in Real
Environments for all experiments. Also, IPC times decreases because the number of com-
munications decreases as well using this schema.
Figure 6.29 shows the execution times of BIPS3D in environment_2 using 1 NFS
server and 4 PVFS servers. The Pearson's correlation coecient is 0.9991 for the master
process and 0.999 for the slave processes. The error ratio obtained in the simulation of
the master process is 1.9 %  0.4 in the best case, and 8.6 %  0.7 in the worst case.
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Figure 6.26: Conguration for executing BIPS3D in environment_2 using a NFS and 2
PVFS servers
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Figure 6.27: Conguration for executing BIPS3D in environment_2 using a NFS and 4
PVFS servers
Similarly, the error ratio obtained in the simulation of the slave processes is 1.5 %  0.3
in the best case, and 8.4 %  0.1 in the worst case. Those charts show that using 4 PVFS
servers instead of 2 provides just a slight increasing of performance, as occurs with the
same experiments executed in environment_1 (see gure 6.25).
In general, simulation results t well with the execution in Real Systems. Moreover,
Pearson's coecients of those experiments are very close to 1, which means a very strong
dependence between simulation and executions in Real Environments. Comparing the re-
sults shown in the charts of this section, we can see that results obtained in the simulations
that use only one NFS server, ts well with results obtained in the analogous Real Envi-
ronments. However, the error ratio increases slightly when parallel le systems are used.
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Figure 6.28: Execution of BIPS3D in environment_2 using a NFS server and 2 PVFS
servers
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Figure 6.29: Execution of BIPS3D in environment_2 using a NFS server and 4 PVFS
servers
This is caused due to the dierent implementations of the PVFS and the generic model of
parallel le systems provided by SIMCAN. This minimal discrepancy is unavoidable if we
want that the implementation of the generic model provided by SIMCAN can be adjusted
for modeling several kinds of parallel le systems. In the case of that a higher level of ac-
curacy is needed, a new model that simulates the concrete parallel le system used would
be completely implemented in the simulation platform.
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Figure 6.30: Comparative of executing BIPS3D using dierent I/O congurations
Figure 6.30 shows a comparative of the previous experiments of BIPS3D using several
I/O congurations. Left chart shows the results of those experiments executed in environ-
ment_1. Right chart shows the results of those experiments executed in environment_2.
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Both charts show the same behavior for executions in Real and Simulated Environments.
When the number of processes increases, the performance obtained increases as well. This
occurs for all experiments because the level of parallelism is also increased.
Sequential I/O is the conguration that provides the worst performance. Otherwise,
experiments executed in environment_1 show a more aggressive increasing of performance
than experiments executed in environment_2. This behavior is caused due to the network
used in environment_1 is much faster, which causes a very important impact on the overall
system performance.
Experiments that use parallel I/O obtain a great increasing of performance, which
can be appreciated in gure 6.30. As occurs with sequential I/O, experiments executed
in environment_1 have a more aggressive increasing of performance that experiments
executed in environment_2. However, increasing the number of PVFS servers up to 4 does
not provide the same increasing of performance, obtaining almost the same results than
using 2 PVFS servers.
In order to check the capacity of SIMCAN for facing changes in the hardware cong-
urations, a comparison between same experiments executed in several environments using
dierent congurations can be very useful. Then, a good measure for checking this feature
can be the slowdown produced in the overall system performance, when the same exper-
iment is executed in dierent scenarios. Then, in this section the slowdown provided by
executing the same experiments in environment_1 and environment_2 is calculated.
Those experiments that use sequential I/O obtain a slowdown factor from 2,09 to
2,63 in the Real Environment, and from 2,12 to 2,71 in the Simulated Environment. When
the parallel I/O is used, the slowdown factor obtained goes from 2,14 to 4,14 in the Real
Environment, and from 2,41 to 4,20 in the Simulated Environment. When parallel I/O is
used, a great increasing of performance can be appreciated compared to sequential I/O.
Those slowdown factors are caused because the network used in environment_2 is not
as fast as network used in environment_1. Moreover, simulations show the same tendency
as the execution of the same experiments in the Real Environments. It is important to
note that, although the absolute error value obtained in those experiments is greater than
the absolute error value obtained in previous experiments, the relative results in both
environments shows the same slowdown factors. Thus, the overall system performance
estimated using SIMCAN is the same that performance calculated in the Real Environment.
6.4.4 Summary
This section shows a summary that contains the results obtained in all performed ex-
periments of the sections 6.4.1, 6.4.2 and 6.4.3. Table 6.5 shows the statistical analysis
performed using results obtained in the execution of the experiments in environment_1.
Similarly, table 6.6 shows the statistical analysis performed using results obtained in the
execution of the experiments in environment_2.
The meaning of each column in following described. First column (Experiment descrip-
tion) is a brief description of the experiment executed. Second column (# processes) is the
number of processes involved in the experiment. Third column (Error) is the error ratio
between the results obtained in the execution of the experiment in a Real Environment,
and the results obtained the execution of the same experiments in a Simulated Environ-
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ment (the closer to 0, the better). Fourth column (Pearson's coecient) is the Pearson's
correlation coecient, which calculates how correlated are the results obtained in the Real
Environment and the results obtained in the Simulated Environment (the closer to 1, the
better). Finally, fth column (Figure) shows the gure that contains the corresponding
chart associated to each experiment.
Following list shows an overview of the main conclusions obtained by analyzing the
results showed in tables 6.5 and 6.6.
 The most important conclusion obtained in this evaluation process is that, each
model used shows the same tendency that the analogous Real Environment. This
means that the estimated performance in the model ts with that obtained in the
Real System, even when a small error ratio is obtained.
 In general, the error ratio obtained in all experiments is low.
 The variability achieved in the results is greater in those experiments executed in
Real Environments than in those experiments executed in Simulated Environments.
This is caused due to additional elements aect in the overall system performance.
Those elements are mainly software elements, like latencies caused by the operating
system, external noise in the communication network, etc. Due to those additional
elements are not modeled in SIMCAN, the variability of the results obtained in the
Simulated Environment is practically nonexistent.
 Due to the performance of the system analyzed can be estimated using simulated
models, the variability existent in real systems does not have an important impact
in the accuracy of the simulation platform. However, the main objective of this sim-
ulation platform is not to calculate the variability in a concrete system, but estimate
the achieved performance in it.
 When the results obtained in the same experiments executed in dierent environment
are compared with the analogous models, the slowdown factor obtained is very close.
This means that the simulation platform provides a great level of accuracy when
both conguration and architectural changes are made.
 In general, results obtained in simulation are slightly lower than results obtained
in the analogous Real Environments. This dierence of performance is caused due
to external elements that causes variability in the results, are not modeled in the
simulation platform. However, the error ratio obtained is low.
 In several cases where the software implementation can be achieved using several
alternatives, like the MPI distribution used, or a concrete parallel le system, a
higher dierence of performance between the model and the Real Environment can
be appreciated. The main cause of this is due to this simulation platform provides
generic schemas for modeling a wide range of architectures, which entails a loss of
precision when concrete software is used.
 In all cases, the Pearson's coecient is very close to 1, which means a very strong
correlation between the Real Environment and the model.
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Experiment description # processes Error Pearson's coecent Figure
IOZone local 1 3.36 %  0.52 N/A gure 6.7
IOZone NFS 1 4.39 %  0.87 N/A gure 6.7
mppTest Round-Trip (10KB) 2 7.2 %  0.6 0.9842 gure 6.10
mppTest Round-Trip (100KB) 2 10.2 %  0.9 0.9809 gure 6.10
mppTest Round-Trip (10KB) 16 7.7 %  0.6 0.9827 gure 6.11
mppTest Round-Trip (100KB) 16 8.9 %  0.8 0.9852 gure 6.11
mppTest Broadcast
2 9.9 %  1.1 0.9762 gure 6.12
4 11.9 %  1.6 0.9905 gure 6.12
8 11.3 %  0.9 0.9805 gure 6.13
16 10.8 %  1.0 0.9799 gure 6.13
BIPS3D NFS
2 (master) 1.3 %  1.0 0.9991 gure 6.20
2 (slaves) 2.7 %  0.2 0.999 gure 6.20
4 (master) 3.6 %  0.1 0.9991 gure 6.20
4 (slaves) 8.1 %  0.2 0.999 gure 6.20
8 (master) 4.1 %  0.2 0.9991 gure 6.20
8 (slaves) 12.1 %  0.2 0.999 gure 6.20
16 (master) 2.9 %  0.9 0.9991 gure 6.20
16 (slaves) 9.1 %  0.2 0.999 gure 6.20
BIPS3D PVFS (2 servers)
2 (master) 8.3 %  0.4 0.9998 gure 6.24
2 (slaves) 8.0 %  0.3 0.9994 gure 6.24
4 (master) 8.6 %  0.6 0.9998 gure 6.24
4 (slaves) 9.0 %  0.5 0.9994 gure 6.24
8 (master) 8.7 %  0.7 0.9998 gure 6.24
8 (slaves) 8.1 %  0.5 0.9994 gure 6.24
16 (master) 5.3 %  0.9 0.9998 gure 6.24
16 (slaves) 1.4 %  0.4 0.9994 gure 6.24
BIPS3D PVFS (4 servers)
2 (master) 11.2 %  0.5 0.9998 gure 6.25
2 (slaves) 11.2 %  0.4 0.9998 gure 6.25
4 (master) 10.1 %  0.9 0.9998 gure 6.25
4 (slaves) 9.9 %  0.8 0.9998 gure 6.25
8 (master) 6.7 %  1.0 0.9998 gure 6.25
8 (slaves) 6.7 %  0.7 0.9998 gure 6.25
16 (master) 2.9 %  0.8 0.9998 gure 6.25
16 (slaves) 1.5 %  0.4 0.9998 gure 6.25
Table 6.5: Statistical analysis overview of experiments executed in environment 1
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Experiment description # processes Error Pearson's coecent Figure
IOZone local 1 4.24 %  1.4 N/A gure 6.8
IOZone NFS 1 7.38  1.79 N/A gure 6.8
mppTest Round-Trip (10KB) 2 4.9 %  0.4 0.9991 gure 6.15
mppTest Round-Trip (100KB) 2 0.9 %  0.01 0.9999 gure 6.15
mppTest Round-Trip (10KB) 16 3.3 %  0.3 0.9995 gure 6.16
mppTest Round-Trip (100KB) 16 0.9 %  0.01 0.9999 gure 6.16
mppTest Broadcast
2 4.2 %  1.3 0.9952 gure 6.17
4 10.6 %  1.2 0.9947 gure 6.17
8 8.6 %  1.6 0.9673 gure 6.18
16 8.8 %  1.4 0.9569 gure 6.18
BIPS3D NFS
2 (master) 0.7 %  0.1 0.9995 gure 6.22
2 (slaves) 6.5 %  0.1 0.9993 gure 6.22
4 (master) 0.8 %  0.1 0.9995 gure 6.22
4 (slaves) 9.9 %  0.3 0.9993 gure 6.22
8 (master) 0.7 %  0.2 0.9995 gure 6.22
8 (slaves) 13.1 %  0.9 0.9993 gure 6.22
16 (master) 1.2 %  0.3 0.9995 gure 6.22
16 (slaves) 14.0 %  0.8 0.9993 gure 6.22
32 (master) 1.6 %  0.3 0.9995 gure 6.22
32 (slaves) 15.5 %  0.03 0.9993 gure 6.22
BIPS3D PVFS (2 servers)
2 (master) 1.1 %  0.2 0.9992 gure 6.28
2 (slaves) 4.1 %  0.2 0.9985 gure 6.28
4 (master) 2.4 %  0.1 0.9992 gure 6.28
4 (slaves) 1.1 %  0.1 0.9985 gure 6.28
8 (master) 5.9 %  0.2 0.9992 gure 6.28
8 (slaves) 5.1 %  0.1 0.9985 gure 6.28
16 (master) 9.6 %  0.3 0.9992 gure 6.28
16 (slaves) 2.7 %  0.1 0.9985 gure 6.28
32 (master) 9.3 %  2.3 0.9992 gure 6.28
32 (slaves) 8.6 %  0.8 0.9985 gure 6.28
BIPS3D PVFS (4 servers)
2 (master) 1.9 %  0.4 0.9991 gure 6.29
2 (slaves) 1.5 %  0.3 0.999 gure 6.29
4 (master) 6.5 %  0.2 0.9991 gure 6.29
4 (slaves) 4.9 %  0.2 0.999 gure 6.29
8 (master) 4.4 %  0.2 0.9991 gure 6.29
8 (slaves) 3.5 %  0.1 0.999 gure 6.29
16 (master) 7.6 %  0.4 0.9991 gure 6.29
16 (slaves) 8.4 %  0.1 0.999 gure 6.29
32 (master) 8.6 %  0.7 0.9991 gure 6.29
32 (slaves) 7.1 %  0.2 0.999 gure 6.29
Table 6.6: Statistical analysis overview of experiments executed in environment 2
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Chapter 7
Scalability and Performance
experiments
In this chapter, a set of experiments has been designed for analyzing and optimizing the
system architecture that provides the best performance to execute specic applications.
Therefore, those experiments are focused on simulating HPC environments by increasing
both the size of the problem and the size of the environment.
Moreover, those tests also intent to demonstrate that SIMCAN is able to model and
simulate HPC systems, and executing those simulations in a reasonable time frame. Thus,
in order to fulll this objective, both the execution time and the amount of memory needed
for executing those simulations will be measured.
In order to simulating those experiments, both several architectures and scalable ap-
plication models have been modeled.
7.1 Introduction
Nowadays, large-scale systems are increasing their role due to the fast evolution on com-
puter networks and communication technologies. Also, those systems grow more complex
with each generation, becoming dicult and time-consuming task analyzing and predicting
the behavior of those systems.
At present there is not a specic approach that increases the performance and scal-
ability to any application. Due to this reason, it is necessary to estimate the impact of
any design feature or any application on the overall system performance. Predicting the
impact of even small changes on the performance of complex system is a very dicult
and non-trivial job. Aspects like detecting system bottlenecks and calculating the scaling
degree that some algorithms could obtain are expensive and time-consuming tasks when
they are performed on large computing networks.
The most commonly applications used on those systems are scientic applications,
which perform massive I/O operations and requires high amount of computing. Each ap-
plication has a concrete behavior, where some architectures work well when a concrete
kind of application is executed in that environment, but the same architecture can suer a
performance drop with another application. In most cases, the common factor that makes
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a performance drop on those systems is the storage subsystem. This is the reason why
designing the correct I/O architecture results of extreme importance.
A set of experiments are dened with the purpose of optimizing the architecture
that provides the better performance. Thence, the main purpose of those experiments
is evaluating and analyzing how evolves both scalability and bottlenecks existent on a
typical HPC multi-core architecture using dierent congurations. Those experiments are
focused on simulating HPC environments by increasing both the size of the problem and
the size of the environment. By the size of the problem we mean the size of the data set
that a corresponding application has to process completely to consider its execution done.
Similarly, by the size of the environment we mean the number of computing nodes where
the application will be executed. Generally, the greater the size of the environment, the
greater the performance obtained, and the higher amount of resources needed for simulating
such environments.
Simulation of HPC systems remains to be a challenge due to the high number of issues
that hamper this task. Basically, the main issue for achieving simulations of HPC systems
is two-fold. First, the enormous amount of time required for executing those simulations.
Second, the large amounts of memory required for simulating the high number of elements
that constitute the model. In most cases, those systems contain thousands of comput-
ing nodes, a set of storage nodes, communication networks, and communication switches,
whereof the algorithms required for modeling and simulating all those elements require
huge amounts of CPU power.
Moreover, performance experiments achieved in this chapter are focused on calculating
the time needed for executing the corresponding simulations. Thence, the main objective
of those experiments is to calculate both the amount of time and memory needed for
executing a concrete simulation, depending of the size of the environment to be modeled,
and the resources available for executing such simulation
7.2 Designing application models
In this section, the proposed models for simulating the behavior of two typical applications
are described. In most cases, those kinds of applications are executed in parallel among a
set of nodes using the available resources of a distributed environment. Thence, the main
objective of this process is to obtain scalable and exible models, which can be executed
in several environments using dierent congurations and architectural designs. Following
sections describe the process for modeling the behavior of a typical HPC application, and
the behavior of a typical checkpointing application.
7.2.1 Modeling a typical HPC application
Generally, the typical behavior of HPC applications consists on splitting a problem in a
set of domains, where the size of each one of those domains is smaller than the size of the
whole problem. Then, those domains are spread among a set of processes, which calculate
those domains in parallel. Usually, those processes are distributed among a set of CPU
cores in a distributed environment. Depending of the conguration used, computing nodes
contain a dierent number of CPU cores. Therefore, processing those domains in parallel
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must increase the performance of the overall execution of the application.
The behavior of a typical HPC application has been modeled using the schema shown
in gure 7.1, which is based on the map-reduce model proposed by Google [DG08]. This
model uses an initial data set as the size of the problem. By size of the problem we mean
the amount of data that have to be processed in order to accomplish the execution of
the application completely. Then, once the data set has been completely processed, the
application can be considered done. In this model there are two kinds of processes, where
each one is in charge of achieving a concrete set of tasks: coordinator processes (C) and
worker processes (W). Those processes are grouped in frames, whereof each frame contains
one coordinator process and a set of worker processes.
The model starts by reading a set of domains from the storage nodes (1). Coordina-
tor processes perform this task. Then, each coordinator process sends the corresponding
domain to the worker processes that it is in charge (2). Once a worker process receives a
domain, this process starts to compute it (3). When a worker process nishes the processing
of a current domain, then the resulting data is sent to its coordinator process (4). Finally,
when a coordinator process receives the results of a given domain, then those results are
written to disks (5) and next domain are read by the coordinator process, starting again
in the step (1). Therefore, coordinator processes deliver domains to the worker processes
until the data set is processed completely.
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Figure 7.1: Proposed model of a typical HPC application behavior
The basic idea of this model is to customize the behavior of the application by using
a set of parameters.
 Number of coordinator processes (n): Total number of coordinator processes.
 Size of processes frame (k): Size of each set of worker processes plus one coordinator
process.
 Size of the initial data set (s): Size of the initial data set (in MB), which represents
the size of the problem.
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 Size of each domain (d): Size of each domain (in KB) which is delivered to worker
processes.
 Size of partial results: Size of the resulting data (in KB) that is sent from the worker
process to its corresponding coordinator process.
 Processing for each domain: Number of MIs (Million Instructions) needed for pro-
cessing one domain.
The total number of processes involved in the application can be calculated using
equation 7.1:
totalProcesses = k  n (7.1)
Then, the number of domains will be given by the formula 7.2:
totalDomains = (s  1024)=d (7.2)
Using those parameters, the behavior of this model can be customized depending
of the objectives of the simulations. Moreover, this model is perfectly scalable because
conguring the number of processes and the initial data size can set the scalability degree
of the problem.
7.2.2 Modeling a typical checkpointing application
Application checkpointing is the act of saving the state of a computation such that, in
the event of failure, it can be recovered with only minimal loss of computation. This is
especially useful in areas such as computational biology where it is not unusual for an
application to run for many weeks before to completion [WC06]. Otherwise, in distributed
shared memory, checkpointing is a technique that helps tolerate the errors leading to lose
the eect of work of long-running applications.
The checkpoint size is also of great concern when checkpointing large applications.
Using standard user-level checkpointing techniques or kernel-level techniques typically save
nearly the entire process state including data that need not be saved in order to recover
the application. For example, in [BMP+04] the authors note that in protein-folding appli-
cations on the IBM Blue Gene machine, an application-level checkpoint is a few megabytes
in size whereas a full system-level checkpoint is a few terabytes.
The behavior of a typical checkpointing application has been modeled using the schema
shown in gure 7.2. This schema shows a set of processes (P), where each process fullls
two phases. First phase consists on performing processing, and second phase consists on
writing the state of the process to disk. The execution of those phases is called iteration.
In order to let users customize the behavior of the application, a set of parameters
must be congured.
 Number of processes (n): Total number of processes.
 Processing for each domain: Number of MIs (Million Instructions) processed in rst
phase for each process.
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 Size of process state: Size of process state (in KB) that is written to disk in each
iteration for each process.
 Number of iterations: Number of iterations to be achieved for each process.
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Figure 7.2: Proposed model of a typical checkpointing application behavior
7.3 Modeling a typical HPC multi-core architecture
Application-architecture combination has widespread applicability in distributed systems
research. Thus, nding an architectural conguration for a concrete application is a key
factor to obtain optimal performance.
Therefore, in order to analyze the execution of the application models described in
section 7.2, a typical HPC environment has been modeled for this purpose. The main ob-
jective of this environment is to simulate application models using dierent congurations,
such as the number of computing nodes, the number of CPU cores per computing node
(multi-core architectures) and the number of storage nodes.
Figure 7.3 shows the basic schema of the proposed HPC environment model. Basically,
this model consists of 6 elements, which are described below:
 Rack: This element is used in order to group computing nodes in large-scale systems.
Due to managing large amounts of nodes hampers the task of conguring the entire
system, racks contains a set of board nodes (b) in order to ease deploying tasks.
 Board node: This element is used with the same purpose as racks, for grouping and
managing sets of nodes. This element contains a set of computing nodes (n) and one
switch. That switch is used for interconnecting the set of nodes inside a node board
with the rest of the architecture.
 Node: This element is used to perform processing. Usually those nodes contain a set
of CPU cores for executing several processes in parallel.
 Storage node: Those elements are used for managing data.
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 Switches: Those elements are used for interconnecting the elements of the HPC ar-
chitecture.
 Communication network: This element denes the speed of each communication link
in the architecture. Basically two parameters dene this element: network bandwidth
(measured in Mbps) and latency (measured in s).
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Figure 7.3: Proposed model of a typical HPC environment
7.4 Simulating application models in dierent architectures
In order to simulate the previous application models, three dierent environments have
been modeled. Thus, each application model is executed in each architecture with the pur-
pose of optimizing the best architectural conguration that provides the best performance.
First, a scenario that contains a total of 128 computing nodes have been modeled
using the schema described in section 7.3, which is shown in gure 7.4.
Second, using the same schema dened in section 7.3, a scenario that contains a total
of 1024 computing nodes has been modeled (see gure 7.7).
Finally, a many-core architecture has been used for simulating application models
previously described. This architecture consists of a single node with a customizable number
of CPU cores up to 512. This node is attached directly to a switch, which has also attached
the storage system composed by a set of I/O servers. The schema of this architecture is
shown is gure 7.11.
7.4.1 Simulating the HPC application model
This section presents the simulation experiments of the HPC application model using the
three environments previously described (see gures 7.4, 7.7, and 7.11). In those experi-
ments, the size of data set calculated by the application model is 256 MB. Thus, the main
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Environment model conguration Application model conguration
Racks: 2 Data-set: 256 GB
Boards per rack: 8 Domain size: 5 MB
Computing nodes per board: 8 Results size: 512 KB
Total number of computing nodes: 128 Size of processes frame: 32
CPU cores per node: 1, 2, 4, 8 and 16 Coordinator processes: 4, 8, 16, 32 and 64
CPU core speed: 20000 MIPS Processing per domain: 500 MIs
Storage nodes: 1, 2, 4, 8 and 16
File system: Parallel le system
Network: Ethernet 1 Gbps / 10 Gbps
Table 7.1: Environment conguration of HPC model experiments using 128 nodes
purpose of those experiments is to optimize the architectural conguration that provides
the best performance. Basically, this process is achieved by modifying the architectural
parameters, like the number of CPU cores per node, the number of I/O servers and the
characteristics of the communication network.
Initially, the HPC application model has been simulated using a scenario that consists
of 128 computing nodes (see gure 7.4). The conguration used for executing those exper-
iments is shown in table 7.1, and the results obtained from those simulations are shown
in gure 7.5. Those results are grouped in two charts, depending of the communication
network used. Thus, experiments executed using a network of 1 Gbps correspond with left
chart (see gure 7.5(a)), and experiments that use a network of 10 Gbps correspond with
right chart (see gure 7.5(b)).
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Figure 7.4: HPC scenario with 128 computing nodes
Those experiments show that there is a considerable system bottleneck when single-
core CPUs and only 1 I/O server are used. This occurs because the level of parallelism in
the system using this conguration is practically nonexistent. Otherwise, when the number
of CPU cores per node or I/O servers increases, the overall system performance reects a
signicant improvement.
Increasing the number of I/O servers produces a notable improvement in the overall
system performance. This improvement is caused because the I/O operations of several
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Figure 7.5: Simulation of HPC model using 128 nodes
processes are executed in parallel when several I/O servers are used. Similarly, when the
number of CPU cores per node increases, also increases the system performance. However,
this improvement is not reected in all cases. For instance, in the scenario that uses a
network of 1 Gbps, using more than 2 I/O servers and more than 2 CPU cores per node
does not provide a signicant increasing of performance. Similarly, using a faster network
produces a similar eect, but in this case the overall system performance remains stuck
from 4 I/O servers and 4 CPU cores per node.
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Figure 7.6: Simulation time of HPC experiments using 128 nodes and dierent networks
In conclusion, using a fast network in those experiments causes a great increasing of
performance for all congurations (see gure 7.6). This occurs because the network acts as a
system bottleneck, and increasing the network bandwidth the overall system performance
increases as well. Otherwise, increasing the number of CPU cores and I/O servers does
not warranty an increasing of performance because the application raises the maximum
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Environment model conguration Application model conguration
Racks: 8 Data-set: 256 GB
Boards per rack: 8 Domain size: 5 MB
Computing nodes per board: 16 Results size: 512 KB
Total number of computing nodes: 1024 Size of processes frame: 32
CPU cores per node: 1, 2, 4, 8 and 16 Coordinator processes: 4, 8, 16, 32 and 64
CPU core speed: 20000 MIPS Processing per domain: 500 MIs
Storage nodes: 1, 2, 4, 8 and 16
File system: Parallel le system
Network: Ethernet 1 Gbps / 10 Gbps
Table 7.2: Environment conguration of HPC model experiments using 1024 nodes
throughput provided by the system.
Next experiments are targeted to analyze the impact on the overall system performance
when the number of computing nodes increases. Previous experiments were executed in a
scenario that consists of 128 nodes using dierent CPU cores per node (from 1 to 16). In
this case, the same application model (HPC model) is executed in a scenario that consists
of 1024 computing nodes (see gure 7.7) using the conguration shown in table 7.2.
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Figure 7.7: HPC scenario with 1024 computing nodes
Figures 7.8 and 7.9 show the results obtained from those simulations. Initially, gure
7.8(a) shows the results of the experiments using a network of 1 Gbps. Next, gure 7.8(b)
shows the results of the experiments using two dierent networks, a 1 Gbps network that
interconnects the racks with the network of switches (network for communications) and
another network of 10 Gbps that interconnects the network of switches with the storage
servers (I/O system network), Finally, gure 7.9 shows the results of the experiment using
a network of 10 Gbps.
Those charts show clearly that using a dierent number of CPU cores per node in this
scenario doesn't have a signicant improvement on the overall system performance. Only
when a network of 10 Gbps is used in the I/O system, dual-core CPUs provide a light
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increasing of performance. In the rest of congurations, the overall system performance
remains xed.
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Figure 7.8: Simulation of HPC model using 1024 nodes
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Figure 7.9: Simulation of HPC model using 1024 nodes and 10 Gbps network
Otherwise, increasing the number of I/O servers produces a signicantly increasing of
performance. This occurs because using 1024 computing nodes, the bottleneck of the system
lays more aggressively in both the network and storage systems. Therefore, increasing the
number of I/O servers, the level of parallelism in the storage system increases as well,
alleviating the system bottleneck. In the rst scenario (see chart 7.8(a)) the overall system
performance is stuck from 4 I/O servers. Otherwise, the other scenarios (see charts 7.8(b)
and 7.9) present an increasing of performance up to 8 I/O servers.
Comparing the experiments that use a mixed network (1 Gbps for communications
and 10 Gbps for the storage subsystem) with those experiments that use a slow network (1
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Gbps), we can conclude that the major part of the bottleneck lies in the storage system,
because using the same bandwidth for communications and a faster network for the I/O
subsystem, the overall system performance is clearly improved (see gure 7.8).
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Figure 7.10: Simulation time of HPC experiments using 1024 nodes and dierent networks
In conclusion, the results of those experiments show that the I/O system is a crit-
ical factor in HPC systems, obtaining a greater performance by increasing the network
bandwidth instead the number of CPUs per node or the number of I/O servers (see gure
7.10). When a 10 Gbps network is used in the I/O system, the overall system performance
reects a great improvement of performance, which is not such remarkable when a 1 Gbps
network is used (see gure 7.9).
Finally, the HPC model experiments are executed in a many-core node. This node is
congured for using dierent number of CPU cores, which goes from 2 to 512 (see gure
7.11). Table 7.3 shows the conguration for those experiments.
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Figure 7.11: Many-core node scenario
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Environment model conguration Application model conguration
Computing nodes: 1 Data-set: 256 GB
CPU cores per node: 2, 4, 8, 16, 32, 64, 128, 265 and 512 Domain size: 5 MB
CPU core speed: 20000 MIPS Results size: 512 KB
Storage nodes: 1, 4 and 16 Size of processes frame: 2, 4, 8, 16 and 32
File system: Parallel le system Coordinator processes: 1, 2, 4, 8 and 16
Network: Ethernet 1 Gbps / 10 Gbps Processing per domain: 500 MIs
Table 7.3: Environment conguration of HPC model experiments using a many-core node
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Figure 7.12: Simulation of HPC model using a many-core architecture
This architecture does not provide a signicant improvement of performance when
more CPU cores are used. Figure 7.12 shows that, besides there is a light increasing of
performance, it is not proportional with the number of CPU cores used. Only when the
number of CPU cores is increased from 1 to 2, and from 256 to 512, a light increasing of
performance can be appreciated.
Using a faster network has dierent eects on those tests, depending on the number
of I/O servers used. When the experiment uses only 1 I/O server, the overall system
performance is practically the same using both networks. Otherwise, when several I/O
servers are used, the 10 Gbps network provides a greater performance (see gure 7.13).
Finally, increasing the number of I/O servers provides a notable increasing of perfor-
mance. It can be appreciated using both networks. However, the dierence of performance
is greater in those congurations that use a 10 Gbps network. Therefore, the overall system
performance in this scenario is improved when the number of I/O nodes increases, because
the level of parallelism in the I/O system increases as well.
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Figure 7.13: Simulation time of HPC experiments using a many-core node and dierent
networks
7.4.2 Simulating the checkpointing application model
This section describes simulation experiments of the checkpointing model in two dierent
environments. Therefore, the purpose of those experiments is to measure the through-
put obtained (in MB/s) using dierent congurations. Thence, the application model is
simulated in order to perform 8192 checkpoints, which consist of a data set of 128 GB.
First environment is a HPC scenario that consists of 128 computing nodes (see gure
7.4). The conguration for those experiments is described in table 7.4.
Environment model conguration Application model conguration
Racks: 2 Number of checkpoints: 8192
Boards per rack: 8 Size of the state written to disk: 16 MB
Computing nodes per board: 8 Processing per iteration: 100000 MIs
Total number of computing nodes: 128
CPU cores per node: 1, 4 and 16
CPU core speed: 20000 MIPS
Storage nodes: 1, 4 and 8
File system: Parallel le system
Network: Ethernet 1 Gbps / 10 Gbps
Table 7.4: Conguration of checkpointing model experiments using 128 nodes
Figure 7.14 shows that when a fast network is used (10 Gbps) the overall system
performance scales proportionally with the number of CPU cores used. Otherwise, using a
network of 1 Gbps this performance remains xed when the number of CPU cores reaches 4.
This is caused because the level of parallelism in the processing phases increases, obtaining
a better performance. The reason why this performance remains xed when more than 4
CPU cores per node are used is that the network acts as a system bottleneck. Then, the
performance gained parallelizing the processing phase is lost when processes have to write
their states to disk. It can be appreciated in gure 7.14(b). In some cases, using double
CPU cores obtains almost double performance, which means that the system fully exploits
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the bandwidth provided by the network.
Increasing the number of I/O servers also causes an improvement in the overall sys-
tem performance. This improvement has a dierent impact, which depends directly of
the conguration used. In those experiments that use a slow network, the only signicant
improvement is obtained when the number of I/O servers is increased from 1 to 4 using
single-core CPUs. In the rest of the congurations, the dierence of performance is almost
insignicant (see gure 7.14(a)). It is caused due to the system are not able to make the
most of those resources because the network acts as a system bottleneck. Otherwise, when
a fast network is used, increasing the number of I/O servers produces an increasing of per-
formance as well, which is greater when those servers increases from 1 to 4 independently
of the number of CPU cores per node used (see gure 7.14(a)). This is caused because the
processes fully exploit the faster network, using the bandwidth provided by the set of I/O
servers in parallel.
Finally, gure 7.15 shows clearly that in those experiments the system bottleneck is
the network. Using dierent networks in the same experiments have a direct impact on
the overall system performance. This is caused because all processes write their states in
parallel, using the network to write those states among the I/O servers, which causes a
collapse in the network. When single-core CPUs are used, the performance obtained is
practically the same for both networks. Otherwise, this dierence of performance increases
when the number of CPU cores per node increases as well, which means that increasing
the number of processes executed in parallel make the most of the bandwidth provided by
the faster network.
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Figure 7.14: Throughput of checkpointing model using 128 nodes
Next experiments consist on simulating the checkpoint application model in a many-
core node (see gure 7.11) using the conguration described in table 7.5.
Chart 7.16 shows that increasing the number of CPU cores produces a very slowly
improvement of performance. Thence, using the double of CPU cores produces a slightly
increasing of performance. The cause of this behavior is two-fold. First, the network acts as
a system bottleneck when processes write their state to disk. Second, the network interface
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Figure 7.15: Throughput of checkpointing experiments using 128 nodes and dierent net-
works
Environment model conguration Application model conguration
Computing nodes: 1 Number of checkpoints: 8192
CPU cores per node: 2, 4, 8, 16, 32, 64, 128, 265 and 512 Size of the state written to disk: 16 MB
CPU core speed: 20000 MIPS Processing per iteration: 100000 MIs
Storage nodes: 1, 4 and 16
File system: Parallel le system
Network: Ethernet 1 Gbps / 10 Gbps
Table 7.5: Conguration of checkpointing model experiments using a many-core node
also acts as a system bottleneck, due to all processes uses the same interface for sending
requests through the network. Therefore, although the level of parallelism increases when
the number of CPU cores increases as well, the overall system performance suers a drop
of performance.
The throughput obtained using both networks is practically identical up to 16 CPU
cores per node. When more than 32 CPU cores per node are used, the dierence between
those two networks can be clearly appreciated. Using a faster network lightly alleviates the
drop of performance because the bandwidth of this network is fully exploited when the
processes write their state to disk (see gure 7.17).
Similarly, increasing the number of I/O servers only has a direct impact on the overall
system performance when the number of CPU cores per node is more than 16. It is caused
because the level of parallelism in the I/O subsystem is fully exploited when the number
processes that write in parallel increases as well, exploiting the bandwidth provided by a
set of I/O servers in parallel. However, the greater dierence of performance is noted when
4 I/O servers are used, because using 16 I/O servers does not provide a signicant increas-
ing of performance, which is caused because the system reach the maximum bandwidth
provided by the network.
Both models of the HPC application and the checkpointing application show that
many-core architectures provide lower performance than the cluster architecture composed
by 128 computing nodes (see gure 7.4). This dierence of performance is produced mainly
because in the many-core, network interface acts as a system bottleneck.
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Figure 7.16: Throughput of checkpoint model using a many-core architecture
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Figure 7.17: Throughput of checkpoint experiments using a many-core node and dierent
networks
Those applications perform a massive number of I/O operations, which cause a con-
tinuous stress in the storage system. Thence, time required for performing computing and
IPC is practically insignicant compared to the time required for reading and writing the
corresponding data in the storage servers. Thus, those I/O requests sent from each process
to the storage servers pass through the same network interface, and for the same switch.
Otherwise, in the cluster architecture, each node shares the network interface, in the worst
case, with 16 processes (when 16 CPU cores per node are used). Moreover, the cluster ar-
chitecture uses a network of switches and several communication links, instead one switch
and one communication link used in the many-core. Finally, the performance obtained by
performing all the compute inside the same node (many-core node) is lost when the I/O
operations are performed.
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7.5 Measuring the performance of SIMCAN
In this section the performance results of the simulation itself for executing the experiments
achieved in sections 7.4.1 and 7.4.2 are presented. Those simulations have been executed
in a cluster, which features are described in table 7.6. The main purpose of this section is
to calculate both the amount of time and memory needed for executing a specic simula-
tion, depending of the size of the environment to be modeled, and the hardware resources
available for executing each simulation.
Results obtained from those simulations are divided in two dierent sections, depend-
ing of the application model to be simulated: the HPC application model (see section 7.5.1)
and the checkpointing application model (see section 7.5.2).
7.5.1 Performance of simulating the HPC application model
Figures 7.18 and 7.19 show the memory consumption and the execution time of the simula-
tion experiments using a HPC architecture of 128 computing nodes (see gure 7.4). Those
simulations have been executed using parallel simulations in a machine that contains 4
CPU cores and 4 GB of memory.
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Figure 7.18: Memory consumption of HPC experiments using 128 nodes
Using the same network topology with dierent characteristics, like bandwidth and
latencies, is totally independent both in the memory and time required for executing those
simulations. This occurs because the calculations required for simulating dierent networks
are the same.
Increasing the number of simulated CPU cores also increases the number of number of
processes simulated simultaneously. Those processes send and receive messages through the
simulated network. Then, the greater number of simulated processes, the greater number of
Number of nodes: 22
CPU Intel(R) Xeon(R) CPU E5405 @ 2.00GHz
4 GB of RAM memory
1 TB of Storage
Operating System Linux Debian. Kernel version 2.6.26-2-686
Network: Ethernet Gigabit
Table 7.6: Detailed features of the cluster where the simulations have been executed
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Figure 7.19: Execution time of HPC experiments using 128 nodes
messages sent through the simulated network, and the greater amount of memory and CPU
processing needed. Similarly, increasing the number of I/O servers produces the same eect.
In this case, each server manages a list of I/O requests. The more I/O servers simulated,
the more lists of I/O requests to be managed, and the greater the amount of memory
needed for storing those lists and CPU power for processing them.
Thus, increasing the number of CPU cores and I/O servers follows the same tendency
in the amount of memory required. Otherwise, increasing the number of I/O servers requires
more processing power than increasing the number of CPU cores per node.
Figures 7.20 and 7.21 show the memory consumption and the execution time of the
simulation experiments using a HPC architecture of 1024 computing nodes (see gure
7.7). Those simulations have been executed using parallel simulations in 4 machines that
contains 4 CPU cores (a total of 16 CPU cores) and 4 GB of memory each.
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Figure 7.20: Memory consumption of HPC experiments using 1024 nodes
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Figure 7.21: Execution time of HPC experiments using 1024 nodes
Figure 7.20 shows clearly that the memory needed for executing those experiments is
directly related both to the number of I/O servers and the number of CPU cores per node.
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From 1 to 4 CPU cores per node, the amount of memory needed is practically the same.
When the number of CPUs per core reaches 8, then the amount of memory needed grows
much faster. This is caused because the number of simulated processes also increases, and
then the trac generated by those processes in the simulated network, which require larger
amounts of memory. The same goes with the number of I/O nodes. Thus, increasing the
number of CPU cores and I/O servers follow almost the same tendency in the amount of
memory required, growing faster when the number of CPUs per node increases.
Otherwise, increasing the number of I/O servers requires more processing power than
increasing the number of CPU cores per node. This is caused because processing the lists of
a set of I/O servers consumes more CPU power than simulating the requests sent through
the simulated network. In this case, the time needed for executing the simulations grows
faster when the number of I/O servers increases, than when the number of CPUs per node
increases.
Finally, gures 7.22 and 7.23 show the memory consumption and the execution time of
the simulation experiments using a HPC architecture of 1024 computing nodes (see gure
7.11). Those experiments have been executed in a machine using 4 CPU cores and 4 GB
of memory (see table 7.6).
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Figure 7.22: Memory consumption of HPC experiments using a many-core architecture
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Figure 7.23: Execution time of HPC experiments using a many-core architecture
Those experiments require practically the same amount of memory for simulating
the range of CPU cores per node from 1 to 256. Only using 512 CPU cores per node
requires a larger amount of memory. This is caused by the extra trac simulated in the
network. Otherwise, changing the number of I/O servers produces a substantial increasing
of memory. The same goes with the time needed for executing the simulations, which
follows the same tendency that the memory consumption.
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In order to compare the simulation time and memory consumption of dierent envi-
ronments, gures 7.24 and 7.25 summarizes the performance results for those simulations
that use 16 I/O servers.
Figure 7.24 shows the memory consumption depending of the number of simulated
CPU cores. The memory required for executing those simulations remains practically iden-
tical from 2 CPU cores to 128 CPU cores. From 128 to 512 CPU cores, both many-core
and 128 nodes architecture require almost the same amount of memory. Once the simula-
tions reach 1024 computing nodes, the amounts of memory required are much larger. For
example, in order to simulate 1024 CPU cores using the 128 nodes architecture, 544 MB
of memory is needed, while simulating 1024 CPU cores using the 1024 nodes architecture
requires 1120 MB of memory.
Figure 7.25 shows the execution time for simulating each architecture. Similarly to
consumption of memory, when the number of nodes to be simulated increases, execution
time increase as well. The same goes with the number of CPU cores. Using the many-core
architecture, simulating the same application using a dual-core CPU requires 25 hours of
execution, while the same application requires 38 hours when 512 CPU cores are used.
For the 128 nodes architecture, the execution time required for executing the simulations
when the number of simulated CPU increases, grows more slowly than for the 1024 nodes
architecture. This is caused by the time spent on processing the high number of messages
interchanged between the simulated processes.
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Figure 7.24: Memory consumption of HPC experiments using 16 I/O servers
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Figure 7.25: Execution time of HPC experiments using 16 I/O servers
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7.5.2 Performance of simulating the checkpointing application model
Figures 7.26 and 7.27 show the memory consumption and the execution time of the simula-
tion experiments using a HPC architecture of 128 computing nodes (see gure 7.4). Those
experiments have been executed in a machine using 4 CPU cores and 4 GB of memory.
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Figure 7.26: Memory consumption of checkpointing experiments using 128 nodes
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Figure 7.27: Execution time of checkpointing experiments using 128 nodes
First chart shows clearly that the amount of memory required for executing those
simulations increase when the number of CPU cores per node increases as well. It is caused
because the number of requests existent in the network also increases due to the number of
simulated processes executed in parallel. Otherwise, increasing the number of I/O servers
does not have a signicant increasing of memory.
The amount of time needed for simulating those experiments is practically identical
when 1 and 4 CPU cores per node are simulated. When 16 CPU cores per node are
simulated, the amount of time needed for executing those simulations grows considerably.
It is caused because the number of I/O operations produces large lists of requests in I/O
servers, which require a high CPU processing time. The same goes when the number of
simulated I/O server increases. Using 1 and 4 I/O servers, the time needed for simulating
those experiments is similar, but using 8 I/O servers requires almost double amount of
time for simulating those experiments.
Finally, gures 7.28 and 7.29 show the memory consumption and the execution time
of the simulation experiments using a many-core node (see gure 7.11). Those experiments
have been executed in a machine using 4 CPU cores and 4 GB of memory.
First chart shows that the amount of memory required for executing those simulations
is practically identical for those simulations up to 128 CPU cores per node. The amount of
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memory for executing those simulations lightly grows for those congurations that use more
than 128 CPU core nodes per node. The same goes when the number of I/O nodes increases,
but in this case, the amount of memory needed is directly related to the number of I/O
servers simulated. Moreover, the amount of time needed for simulating those experiments
follows almost the same tendency that the memory consumption. However, the time needed
for executing those simulations grows when the number of CPU cores per node and I/O
servers increases as well.
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Figure 7.28: Memory consumption of checkpointing experiments using a many-core archi-
tecture
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Figure 7.29: Execution time of checkpointing experiments using a many-core architecture
7.6 Summary
In this chapter, a set of experiments in order to demonstrate both the scalability and
performance of the SIMCAN simulation platform has been fullled. Those experiments
have been grouped in two dierent categories, depending of the purpose pursued.
In one hand, scalability experiments dened in this chapter are focused on simulating
environments by increasing both the size of the problem and the size of the environment.
The main purpose of those experiments is evaluating and analyzing how evolves both scal-
ability and bottlenecks produced on a typical HPC multi-core architecture using dierent
congurations.
In the other hand, performance experiments are focused on calculating both the
amount of time and memory needed for executing a concrete simulation, depending of
the size of the environment to be modeled, and the resources available for executing such
simulation.
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In conclusion, both models of HPC application and checkpointing application present
a great increasing of performance in the three previous architectures (see gures 7.4, 7.7,
and 7.11) when a fast network is used. This improvement of performance is produced
mainly because the network acts as a system bottleneck, specically in the storage system.
Increasing both the number of I/O servers and CPU cores per node provide a increasing
of performance, which depends both of the architecture and conguration used. Generally,
this performance remains xed when the application raises the maximum throughput pro-
vided by the system conguration. Then, even increasing the resources like CPU cores and
I/O servers does not warranty an increasing of performance.
Finally, the worst architecture for both application models is clearly the many-core
node. The reason of its poor performance is that all processes executed in the many-core
share the same network interface, which causes a signicant bottleneck in the system.
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Conclusions and future works
Following the results achieved in this work, it's possible to say that the objectives presented
at the beginning of this thesis have been successfully accomplished. In order to provide a
detailed description of this statement, the main contributions of this thesis will be described
in detail. Next, the publications achieved during the development of this thesis will be
shown. Finally, several future works that are currently open to new research are described.
8.1 Main contributions
The main results of this thesis can be categorized in three main groups. First, a simula-
tion platform using strategies for modeling parallel and distributed architectures. Second,
strategies provided for modeling and simulating the execution of high performance com-
puting applications. Finally, architecture optimizations that provide the best performance
for a specic set of applications.
8.1.1 A simulation platform using strategies for modeling parallel and
distributed architectures
The subsequent contributions provided in this section are enumerated below.
 A new simulation platform specically designed for modeling parallel and dis-
tributed architectures has been proposed. We considered this approach to be a better
choice that using generic simulation platforms or custom-made simulators. Moreover,
this simulation platform has been used as a recipient for all the contributions pro-
posed in this thesis.
 The simulation platform and the strategies proposed in this work allow to simulate
large-scale systems by using a modular approach that allows to build a simula-
tion environment by connecting and conguring together spare elements like nodes,
bridges, disks, CPU, le systems, etc.
 Good compromise between accuracy and performance, and exibility pro-
vided by the simulation platform for building a wide range of architectures with
dierent congurations.
189
190 Chapter 8. Conclusions and future works
 A technique for automatically splitting a model in several domains for perform-
ing parallel simulations. Thus, users can easily perform parallel simulations of large
models increasing the performance of such simulations.
 Strategies for modeling the storage system, which provide a general schema for
building a wide range of I/O architectures. The major contribution of this point is a
proposal for simulating le systems, which consists on using statistical models of the
data block distribution of the le system to be simulated. An approach for simulating
a generic model of parallel le systems is also described. Our platform also allows
several methods to model the access data time of the disk drive units, including a
proposal for calculating the access time using a linear interpolation-based technique.
 The ability of this simulation platform for simulating and modeling new HPC
environments, and to evaluate the evolution of both scalability and bottlenecks ex-
istent in those environments by using dierent congurations and application models.
 Performance results of the simulation itself for the execution of the corresponding
experiments have been obtained. The main purpose of this process is to calculate
both the amount of time and memory needed for executing a specic simulation,
depending of the size of the environment to be modeled, and the hardware resources
available for executing each simulation.
 Finally, a graphic tool that provides a fast an easy method for creating simu-
lated environments, specically for novel users.
8.1.2 Strategies provided for modeling and simulating the execution of
high performance computing applications
The subsequent contributions provided in this section are enumerated below.
 A proposal for modeling the behavior of parallel applications has been made.
This proposal uses generic models and application patterns, which can be parameter-
ized by the user to model a specic application that ts into such patterns. Proposed
strategies are focused on covering from basic draft models of the applications to
complete ports of the actual code.
 The behavior of typical HPC applications and the behavior of typical
checkpointing applications have been modeled. Those models are targeted
to analyze the performance of the storage system provided by the underlying archi-
tecture, due to those applications performing I/O operations massively.
8.1.3 Architecture optimizations to provide the best performance for a
specic set of applications
The subsequent contribution provided in this section is described below.
 Experiments for evaluating and analyzing the evolution of both scalability and
bottlenecks existent on a typical HPC multi-core architecture using die-
rent congurations have been fullled. Basically those experiments consist on ex-
ecuting the two previously described application models (HPC and checkpointing
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applications) in several HPC architectures. Due to the nature of involved applica-
tions, those studies are focused mainly in the storage system. This relevance of the
storage system lies in the time needed for executing the requested I/O operations
by the involved processed, which makes practically insignicant the time spent on
performing computing and IPC operations.
8.2 Publications related with this thesis
During the development of this thesis, some papers describing the results obtained in this
work have been published. Those publications belong to journals and conferences, both
national and international, and book chapters. Those publications are the following:
 Journals:
 Alberto Núñez, Javier Fernández, Jose D. García, Félix García, and Jesús Car-
retero. New techniques for simulating high performance MPI applications on
large storage networks [NnFG+10], pp. 40-57, Journal of Supercomputing, 51(1),
2010.
 Conferences:
 Alberto Núñez, Javier Fernández and Jesús Carretero. New Contributions for
Simulating Large Distributed Systems. [NFC10] pp. 227230, DS-RT 2010, The
14th IEEE/ACM International Symposium on Distributed Simulation and Real
Time Applications. Fairfax, Virginia, USA, October 2010.
 Javier Fernández, Liangxiu Han, Alberto Núñez, Jesús Carretero, and Jano van
Hemert. Using architectural simulation models to aid the design of data inten-
sive application [FHN+09], pp. 163-168, ADVCOMP'09, Third International
Conference on Advanced Engineering Computing and Applications in Sciences.
Sliema, Malta, October 2009.
 Alberto Núñez, Javier Fernández, Jose D. García and Jesús Carretero. New
techniques for simulating high performance MPI applications on large storage
networks [NFGC08b], pp. 444-452, IEEE Cluster 2008. Tsukuba, Japan. Octo-
ber, 2008.
 Alberto Núñez, Javier Fernández, Jose D. García and Jesús Carretero. An-
alyzing Scalable High-Performance I/O Architectures [NFGC08a], pp. 631-637,
PDPTA'08, The 2008 International Conference on Parallel and Distributed Pro-
cessing Techniques and Applications. Las Vegas, Nevada (USA) July, 2008.
 Alberto Núñez, Javier Fernández, Jesús Carretero, J. D. García and Laura
Prada. New Techniques for Modelling File Data Distribution on Storage Nodes
[NFG+08], pp. 175-182, ANSS'08, 41th Annual Simulation Symposium. Otawa,
Canada. April, 2008.
 Alberto Núñez, Javier Fernández, Jesús Carretero, Jose D. García and Laura
Prada. SIMCAN: A Simulator Framework for Computer Architectures and Stor-
age Networks [NFC+08b]. SIMUTools 2008, 1st International Workshop on
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OMNeT++ held within First International Conference on Simulation Tools
and Techniques for Communications, Networks and Systems. Marseille, France.
March, 2008.
 Alberto Núñez, Javier Fernández, Jesús Carretero y Jose Daniel García. Nuevas
Técnicas para Modelar la Distribución de los Datos de Ficheros en Nodos de
Almacenamiento [NFCG07], pp.455-462. II Congreso Español de Informática
(CEDI 2007). XVIII Jornadas de Paralelismo. Zaragoza, Spain, September,
2007. Vol I.
 Book chapters:
 Alberto Núñez, Javier Fernández, and Jesús Carretero. Science and Supercom-
puting in Europe. Book chapter, SIMCAN: A Highly Congurable Simulation
Framework for HPC Architectures and Applications [NFC08a], pp. 248-256,
Monograf S.R.L., 2008.
8.3 Future works
This thesis has not only achieved the objectives proposed, but also let open some questions
for future works that can be fullled. Some of them are the following:
 Proposing strategies for modeling the interaction between the CPU and the memory
system in multi-core computers, without requiring executing applications at instruc-
tion level detail.
 Proposing strategies for estimating the time needed for executing a simulation model
given the size of such model and the amount of resources available.
 Proposing new models for modeling and simulating cloud computing systems.
 Proposing new strategies for achieving the I/O performance in current systems like
multi-core systems, using the simulation platform proposed in this work to check the
validation of such strategies.
 Implementing new network models like hyperTransport and Ethernet 100 Gbps.
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